Find Top SoC Solutions
for AI, Automotive, IoT, Security, Audio & Video...
What solutions available ?
You are here : design-reuse-embedded.com  > Verification Platform  > Emulator and Prototyping  > Emulator
Download Datasheet        Request More Info
All Silicon IP


The ZeBu-Blade2 hardware-assisted verification platform is the newest member of the ZeBu emulation family, and the first based on Xilinx Virtex6-LX760 field programmable gate arrays (FPGAs). Emulating single-user designs up to 12 or 21 million ASIC gates at up to 12MHz in a compact chassis, ZeBu-Blade2 represents a paradigm shift in emulation, from the lab to the desktop for the entire design team. The ZeBu approach to hardware/software co-verification combines the best aspects of traditional hardware emulation with those of FPGA prototyping systems into a single, unified environment for SoC debugging and embedded software verification. By sharing the same verification platform and the same design representation, hardware design and software development teams can share the same system and design representation, and can easily collaborate when debugging complex hardware/software interactions. The net effect is that hardware/software integration takes place much earlier in the design cycle, thereby reducing time to market.

Tech Specs

Market SegmentEmbedded, Entreprise, Home, Mobile, Mobile computing


* 40-nm technology: Using 40-nm Xilinx Virtex-6 LX760 FPGAs * Design capacity: 12M (5xLX760) or 21M (9xLX760) ASIC gates; 4GB system memory plus local memory * Emulation speed: Up to 12 MHz design clock in both transaction-based and in-circuit emulation * High bandwidth test environment: PCI-Express connectivity to host PC provides high bandwidth for streaming transactors, software checkers, assertion output, and waveform generation * Rapid setup: Completely automated compiler, starting from ASIC RTL, requiring no RTL modifications; supports compute farms and load sharing for parallel compilation * zFAST: ZeBu Fast Synthesis for high speed, parallel, incremental synthesis with memory inference and preservation of RTL names Memory compiler: Supports an unlimited number of ports, scriptable for easy ASIC library conversion * Comprehensive debugging: Run-time access to all RTL signals, both sequential (register and memories) and combinational, without recompilation and with and unbound trace window; Pre-compiled probes for high speed tracing and software-based checkers; Synthesizable SystemVerilog Assertion support * Third-party verification and system level tool integration: Co-simulation with commercial HDL simulators and ESL tools, integration with waveform viewers and interactive debuggers LX FPGAs from Xilinx

Partner with us

Visit our new Partnership Portal for more information.

Submit your material

Submit hot news, product or article.

List your Products

Suppliers, list and add your products for free.

More about D&R Privacy Policy

© 2018 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted,
reposted, duplicated or otherwise used without the
express written permission of Design And Reuse.