www.design-reuse-embedded.com
You are here : design-reuse-embedded.com  > Verification Platform  > Emulator and Prototyping  > Emulator
Download Datasheet        Request More Info
All Silicon IP All Verification IP

Overview

Verification has become the biggest challenge in SoC development. However, traditional verification tools have not kept pace with how quickly SoC and ASIC design size and complexity are growing. Simulators slow to a grind as RTL and gate design size increase. This, in turn, delays system integration and extends the overall verification cycle.

As the industry s first datacenter-class emulation system, the Palladium Z1 platform bridges the verification productivity gap to accelerate verification of SoCs, subsystems, and IP blocks, as well as system-level validation.

Compared to the previous generation, the platform, which brings together simulation acceleration and emulation technologies, delivers up to 5X better emulation throughput and, on average, 2.5X better workload efficiency than the closest competitor.

Easy to manage and scale, the platform:
  • Compiles databases for different workloads, with up to 140MG per hour compile times on a single workstation
  • Allocates as many workloads as possible
  • Runs workloads based on priorities
  • Debugs for both pre- and post-silicon bugs

Smart Emulation Resource Utilization

The way that the Palladium Z1 platform manages emulation resources can save you time and effort. The platform s unique virtual target relocation capability, along with advanced job shaping allocation, avoids recompiles by allowing payloads to be allocated into available resources at runtime. The platform can execute up to 2304 parallel jobs with 4 million gate granularity and scales to 9.2 billion gates.

Compared to the Palladium XP II environment, the new platform offers an up to 44% reduction in power density, along with a reduction in power consumption per emulation cycle by a factor of three or more. The power advantages are a result of:

  • An average of 2.5X better system utilization and number of parallel users
  • Up to 5X better emulation throughput
  • Up to 140MG per hour compile times
  • Superior debug depth and upload speeds

Its rack-based blade architecture results in a 92% smaller footprint and 8X better gate density, compared to the Palladium XP II platform. The Palladium Z1 processor-based compute engine is also designed with massive parallelism, delivering 4X better user granularity than its nearest competitor.

Features

  • Processor-based compute engine and Verification Xccelerator Emulator (VXE) software deliver up to 2X faster compiles, run higher performance verification, and support flexible new use models
  • Virtual Verification Machine (VVM) supports interactive offline debug
  • Cadence Incisive simulator users can hot-swap from simulation to acceleration without recompilation
  • Enables quick bring-up via fast, automated, intelligent compiler
  • Facilitates quick system-level bring-up with comprehensive Cadence SpeedBridge Adapter portfolio and Accelerated Verification IP
  • Enables dynamic power analysis and verification via interoperability with the Cadence Joules RTL Power Solution
  • Supports pre-qualified and configured Emulation Development Kit (EDK) portfolio for USB and PCI Express for rapid driver development and design verification
  • Supports coverage and metric-driven verification
  • Features hybrid environment for early hardware/software validation of design and embedded testbenches for comprehensive verification and re-use methodology
  • Provides high-level synthesis with Cadence Stratus High-Level Synthesis (HLS), so you can integrate high-level abstraction models into the system verification environment
  • Supports case-based verification with Cadence Perspec System Verifier for SoCs that reduces complex system-level coverage-driven test development time

Partner with us

Visit our new Partnership Portal for more information.

Submit your material

Submit hot news, product or article.

List your Products

Suppliers, list and add your products for free.

© 2018 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted,
reposted, duplicated or otherwise used without the
express written permission of Design And Reuse.