www.design-reuse-embedded.com
You are here : design-reuse-embedded.com  > Embedded FPGA  > eFPGA
       Request More Info
All Silicon IP

Overview

Menta® eFPGA Core® IP is based on a high-density embedded programmable logic architecture designed to be used in SoC or ASIC. Using an eFPGA Core provides design flexibility and reduces time-to-market by enabling lifetime re-programmability. The technology allows logic to be changed after manufacturing, reduces the number of chip re-designs and amortizes chip development costs over several design derivatives. This is the ideal solution for semiconductor companies wanting to add configurability to their end products. The eFPGA Core IP is silicon proven on several CMOS process (planar and FinFet).

Features

Menta eFPGA IP is made of 3 blocks: Logic Block, Memory Blocks and Application Blocks. Logic Blocks: these contain the patented Menta LUT which have been designed to allow the best speed and resources usage trade-off. Customers can chose any number of logic blocks

Partner with us

Visit our new Partnership Portal for more information.

Submit your material

Submit hot news, product or article.

List your Products

Suppliers, list and add your products for free.

© 2018 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted,
reposted, duplicated or otherwise used without the
express written permission of Design And Reuse.