Find Top SoC Solutions
for AI, Automotive, IoT, Security, Audio & Video...
You are here : design-reuse-embedded.com  > Embedded Processing  > Processors
Download Datasheet        Request More Info
All Silicon IP


The DesignWare ARC HS38 processor is a member of the high-speed 32-bit HS Processor Family and is optimized for use in high-performance embedded applications running Linux. The processor has a full-featured Memory Management Unit (MMU) supporting a 40-bit physical address space and page sizes up to 16 megabytes (MBs), giving designers the ability to directly address a terabyte of memory with faster data access and higher system performance. The HS38 has up to 64KB each of instruction and data cache, and is available in dual- and quad-core configurations with support for SMP Linux, full Level 1 cache coherency and up to 8 MB of Level 2 cache. The HS38 is based on the highly-efficient ARCv2 instruction set architecture (ISA) and pipeline that deliver a high degree of performance efficiency and code density required for embedded applications. It is designed to be used in applications such as home routers and gateways, data centers, ADAS automotive systems, smart appliances, wearables, mobile devices and many other high-end embedded applications. The ARC HS38 processor is highly configurable and enables designers to tailor each instance on their SoC for the optimum balance of performance, power and area. User-defined instructions that enable the integration of a users proprietary hardware accelerators allow for further optimization of the processors to dramatically improve application-specific performance while reducing power consumption. To minimize system-level latency and increase overall system performance, the HS38 processor supports close coupled memories and direct mapping of peripherals, providing single-cycle access to other IP and memory blocks on the SoC. Native ARM AMBA AXI and AHB-Lite standard interfaces are configurable for 32-bit or 64-bit transactions to optimize throughput. To facilitate rapid development of HS38-based solutions, the processor is supported by a complete suite of development tools, including the MetaWare Development Toolkit that generates highly efficient code, the ARC xCAM and nSIM simulators and the ARChitect configuration tool. In addition, Synopsys offers a suite of GNU tools (ARC GNU) for developers targeting the Linux operating system as well as bare iron systems. The ARC GNU Toolchain includes the GCC compiler and GDB debugger as well a number of utilities and libraries that make up a complete software toolchain. Linux for ARC processors (ARC Linux) allows software developers to leverage the large amount of Linux-compatible application software to quickly build complex systems for the HS38 with open source components. The HS38 processor is also supported by a robust ecosystem of third-party tools from leading industry vendors through the ARC Access Program.


  • 32-bit processor optimized for high-performance embedded applications running Linux
  • Delivers up to 3100 DMIPS and 5580 CoreMark* at 1.61 GHz on 28HPM (worst case)
  • High-speed, 10-stage pipeline
  • Enhanced MMU with 40-bit physical address space
  • 4 KB to 64 KB instruction and data cache
  • Dual- and quad-core version with support for SMP Linux with L1 coherency and up to 8MB L2 cache
  • Up to 16 MB instruction and data close coupled memory (CCM)
  • 64-bit loads and stores
  • 32x32 or 16x16 single and multi-cycle multiplier or both
  • Radix-4 hardware divider
  • Up to 240 interrupts, with up to 16 configurable preemption levels
  • Fast context switch with up to 8 register files
  • Native ARM AMBA AXI, AHB-Lite interfaces
  • JTAG and Compact JTAG (cJTAG) debug interface

    *Measurements performed using Dhrystone v2.1, while following the procedure as outlined in the Dhrystone documentation.
    CoreMark: 1.0 : 3.60/MetaWare C/C++ Compiler I-2013.09 ccac -O -av2hs Xlib -Xqmpyh -Xunaligned -Hmerge -Hinlsize=1200 -Hunroll=8,600 -Hsched_hybrid -Hall_sdata Hccm -Hloop_sms -Wcg,-max-predicate=1/xCAM integrated model simulated @ 1MHz

Partner with us

Visit our new Partnership Portal for more information.

Submit your material

Submit hot news, product or article.

List your Products

Suppliers, list and add your products for free.

More about D&R Privacy Policy

© 2018 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted,
reposted, duplicated or otherwise used without the
express written permission of Design And Reuse.