www.design-reuse-embedded.com
You are here : design-reuse-embedded.com  > Wireless Communication  > 3GPP - LTE  > Other
Download Datasheet        Request More Info
All Silicon IP

Overview

TC1700 is a turbo decoder adressing LTE, LTE-A, WiMAX, HSPA/+, and legacy 3G standard. The core uses a unique architecture that reduces by more than 50 % the silicon area when compared to separate single-mode Cores, with no restrictions on the flexibility and features set. The core can also be tailored efficiently to single mode core as LTE only for example.

Thanks to its unique flexible pipe-line architecture, the core can be configured into 2 performance profiles:

  • high performance profile for Base Station receiver
  • low power profile for User Equipement receiver
  • Three levels of throughputs are available:

  • 1X throughput level: 12.5 to 25 Mbits/s @ 8 it., depending on selected profile and target process
  • 8X throughput level: 150 to 300 Mbits/s @ 8 it., depending on selected profile and target process
  • 16X throughput level: 300 to 600 Mbits/s @ 8 it. and up to 1 Gbits/s @ 5 it., depending on selected profile and target process
  • The core is based on their robust and silicon-proven architecture that has been adopted by leading 4G system-on-chip manufacturers for both BS and UE receivers.

    Its unique architecture is optimized for ASIC targets, but can be targeted efficiently for FPGA as well.

    Block Diagram

    Features

    • Near ideal error decoding performance
    • Block-by-block change of physical layer mode (HSPA+/LTE/WiMAX), block length, and number of iterations
    • Very efficient early stopping algorithm for reducing average number of iterations (reduced power consumption, higher average throughput)
    • Latency reduction by bank swapping
    • No external memory required
    • Channel BER estimator
    • Selectable quantization level - prior synthesis (4 to 8 bits LLR quantization)
    • Bypassable rate matching functions
    • Low power architecture
    • Silicon proven (several UE and BS tapeouts)
    • ASIC Core: Verilog or VHDL RTL source code
    • FPGA Core available on all popular Altera, Lattice and Xilinx devices

    Partner with us

    Visit our new Partnership Portal for more information.

    Submit your material

    Submit hot news, product or article.

    List your Products

    Suppliers, list and add your products for free.

    More about D&R Privacy Policy

    © 2018 Design And Reuse

    All Rights Reserved.

    No portion of this site may be copied, retransmitted,
    reposted, duplicated or otherwise used without the
    express written permission of Design And Reuse.