You are here : design-reuse-embedded.com  > Wireless Communication  > 3GPP - LTE  > Other
Download Datasheet        Request More Info
All Silicon IP


TC1770 is a IoT-optimized turbo decoder Core compliant with LTE Cat-0 / Cat-M (release 12 and release 13). This Core incorporates LTE rate matching and an efficient HARQ combining algorithm thats makes it ideal for operation in the range of low SNR. Its small footprint and low power consumption enable to build a very competitive solution compared to a software-only based solution. Three throughput profiles are available leading to throughputs in the range of 1 to 10 Mbits/s (depending on target process and clock frequency). Based on our silicon proven TC1700 Core engine, TC1770 is optimized for ASIC but can also be used on FPGA devices.

Block Diagram


  • Maximal payload block size selectable at synthesis
  • Throughput range 1 - 10 Mbits/s
  • Efficient early stopping for reduced power consumption
  • Compacting of HARQ-combined streams - saves external HARQ buffer memory
  • Channel BER estimator
  • Flexible quantization level selectable at synthesis
  • Block-by-block change of configuration (block size, number of iterations, ...)
  • Clock gating scheme for low power consumption
  • AXI stream interface

Partner with us

Visit our new Partnership Portal for more information.

Submit your material

Submit hot news, product or article.

List your Products

Suppliers, list and add your products for free.

More about D&R Privacy Policy

© 2018 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted,
reposted, duplicated or otherwise used without the
express written permission of Design And Reuse.