www.design-reuse-embedded.com
You are here : design-reuse-embedded.com  > Verification Platform  > Monitoring and Debugging
Download Datasheet        Request More Info
All Silicon IP

Overview

The customizable EXOSTIV IP core is a logic analyzer core that can be used to monitor the internal signals of an FPGA design without having to store the full trace data in the FPGA. The EXOSTIV IP core uses the FPGA transeivers as a high bandwidth channel to an external memory (in EXOSTIV Probe). The IP includes many advanced features for extending visibility on FPGA running at speed of operation- including data group definition and multiplexing, boolean trigger equations, data qualification (data filtering) and edge transition triggers. Because EXOSTIV IP core is synchronous to the design being monitored, all design clock constraints that are applied to your design are also applied to the components inside IP Core. EXOSTIV IP is at RTL level thanks to IP templates and constraints automatically generated at IP setup.

Block Diagram

Features

  • Configurable upstream link, up to 4 transceivers at 12.5 Gbps each.
  • Downstream link to configure IP triggers and data group selection without the need to re-implement the instrumented design.
  • Up to 16 configurable Capture Units
  • Up to 16 multiplexed Data Groups per Capture Unit
  • Up to 2,048 nodes per Data Group
  • Up to 32k simultaneously observable nodes
  • Multi-clock domain support
  • Cross-capture unit trigger lines

Partner with us

Visit our new Partnership Portal for more information.

Submit your material

Submit hot news, product or article.

List your Products

Suppliers, list and add your products for free.

More about D&R Privacy Policy

© 2018 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted,
reposted, duplicated or otherwise used without the
express written permission of Design And Reuse.