www.design-reuse-embedded.com
You are here : design-reuse-embedded.com  > Embedded Processing  > Processors
Download Datasheet        Request More Info
All Silicon IP

Overview

High level programmable modern processor architecture for a broad range of signal processing and control workloads

From consumer to industrial, from automotive to healthcare – new algorithms blend digital signal processing and digital signal control for fusing multiple sensors, for interpreting data at the edge, and for connecting to the cloud using multimode wireless connectivity.

As designers are required to efficiently build ever-more complex applications that balance signal processing and control workloads, a new breed of DSP architecture that combines the inherent low power requirements of DSP kernels with high-level programming and compact code size requirements of a large control code base, is required.

The CEVA-BX architecture delivers excellent all-round performance for a new generation of smart devices by providing the perfect alternative for special purpose DSPs and MCUs with DSP co-processors that cannot handle the diverse algorithm needs of today's applications.

Benefits

Related products are CEVA BX1 and CEVA BX2.

Applications

  • Wireless Terminals
  • Automotive
  • Security and Surveillance
  • Drones
  • AR/VR
  • Wearables
  • Sport & Action
  • IoT and Cellular M2M
  • Wireline Modems
  • Home Networking
  • Voice Assistant
  • Headset
  • Wireless Speaker
  • Industrial IoT
  • Sensor Fusion

Block Diagram

Features

The CEVA-BX revolutionizes the all-purpose DSP concept by offering a high performance hybrid architecture that is a single compute island for all DSP and control workloads, based on:

  • Parallel processing SIMD Instruction Set Architecture
  • 5-way VLIW micro-architecture
  • Single or dual scalar compute engines
  • 11-stage pipeline
  • Speed of 2 GHz at TSMC 7nm process
  • Up to 4.5 CoreMark/MHz score
  • Support for neural network edge inference
  • Half, single and double precision IEEE floating point units
  • Trusted execution modes for high security provisioning
  • Fully cached memory subsystem
  • Automatic Queue and Buffer management mechanisms to integrate co-processors and create a cluster of CEVA-BX cores
  • Comprehensive software development tool chain, including an advanced LLVM compiler, Eclipse based debugger, DSP and neural network compute libraries, common neural network frameworks support, and choice of industry leading Real Time Operating Systems (RTOS).

Partner with us

Visit our new Partnership Portal for more information.

Submit your material

Submit hot news, product or article.

List your Products

Suppliers, list and add your products for free.

More about D&R Privacy Policy

© 2018 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted,
reposted, duplicated or otherwise used without the
express written permission of Design And Reuse.