Find Top SoC Solutions
for AI, Automotive, IoT, Security, Audio & Video...
You are here : design-reuse-embedded.com  > IoT Design Solutions  > IoT Design Platform
Online Datasheet        Request More Info
All Silicon IP All Verification IP


IoT applications increasingly require advanced sensing capabilities that extend beyond what traditional sensors provide. Functions such as face detection, voice and gesture recognition require an efficient combination of RISC and DSP processing. The DesignWare® ARC® Data Fusion IP Subsystem is a complete, pre-verified, hardware and software solution optimized for a wide range of ultra-low power IoT applications. It is designed for fast and easy integration within a larger system context. The fully configurable ARC Data Fusion IP Subsystem includes the choice of a low gate count and energy-efficient DesignWare ARC EM5D, EM7D, EM9D or EM11D processor for both RISC and DSP processing, accompanied by an extensive collection of I/O functions and fast math (trigonometric) accelerators. The software libraries of the subsystem contain small-footprint drivers for all I/O, plus DSP functions supporting signal processing. It also includes an audio processing software library of common functions, including gain control, mixer and sample rate converter. Tightly coupled PDM and I2S peripherals simplify integration of external audio devices and the hardware PDM interface implementation is 6X more energy efficient than the equivalent software implementation, with minimal gate count impact. The audio library and peripherals (PDM, I2S) are part of a voice/speech licensable option. An optional MIPI I3C master/slave peripheral, compliant with the MIPI Camera Control Interface (CCI), I2C and I3C specifications, provides a high-performance sensor interface. The integrated solution is optimized for "always on" data fusion combining sensor, voice, gesture and audio processing typically implemented in IoT edge devices.


  • Integrated, pre-verified hardware and software IP subsystem
  • ARC EM processors with cache and DSP extensions deliver extremely low gate count and highly efficient processing performance
  • Extensive library of software DSP functions enable sensor signal processing
  • Hardware accelerators boost performance efficiency and reduce power consumption
  • Integrated peripherals provide a wide range of SoC connectivity options for SoC/MCUs
  • Options supporting higher performance voice/speech and sensor requirements

Block Diagram

Partner with us

Visit our new Partnership Portal for more information.

Submit your material

Submit hot news, product or article.

List your Products

Suppliers, list and add your products for free.

More about D&R Privacy Policy

© 2018 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted,
reposted, duplicated or otherwise used without the
express written permission of Design And Reuse.