www.design-reuse-embedded.com
34 "Interface Controller & PHY" Solutions

1
GLOBALFOUNDRIES 22nm FDSOI MIPI C/D Combo PHY RX
VeriSilicon Holdings Co., Ltd.

2
GLOBALFOUNDRIES 22nm FDSOI MIPI C/D Combo PHY TX
VeriSilicon Holdings Co., Ltd.

3
GLOBALFOUNDRIES 22nm FDSOI MIPI DPHY V1.2 RX
VeriSilicon Holdings Co., Ltd.

4
GLOBALFOUNDRIES 22nm FDSOI MIPI DPHY V1.2 TX
VeriSilicon Holdings Co., Ltd.

5
MIPI CSI-2 SLAVE D-PHY IP
The MXL-DPHY-CSI2-RX is a high-frequency low-power, low-cost, source-synchronous, Physical Layer supporting the MIPI Alliance Specification for D-PHY v1.2. The IP is configured as a MIPI Slave optimiz...

6
MIPI D-PHY CSI-2 TX in GlobalFoundries 22FDX
The MXL-DPHY-CSI2-TX is a high-frequency low-power, low-cost, source synchronous, Physical Layer supporting the MIPI Alliance Specification for D-PHY v2.1, which is backward compatible with MIPI Speci...

7
MIPI D-PHY DSI TX IP in Samsung 28FDSOI
The MXL-DPHY-DSI-TX+ is a high-frequency low-power, source-synchronous, physical layer supporting the MIPI Alliance Specification for D-PHY v2.1, which is backward compatible with MIPI Specification f...

8
MIPI D-PHY Receiver
The MXL-DPHY-CSI2-RX is a high- frequency low-power, low-cost, source-synchronous, Physical Layer supporting the MIPI® Alliance Standard for D-PHY. The IP is configured as a MIPI slave optimized for ...

9
MIPI D-PHY Transmitter in Samsung 28nm FDSOI
The MXL-DPHY-DSI-TX is a high-frequency low-power, low-cost, source-synchronous, Physical Layer supporting the MIPI® Alliance Standard for D-PHY. The IP can be configured as a MIPI Master optimized ...

10
MIPI D-PHY Universal IP in Samsung 28FDSOI
The MXL-DPHY-UNIV is a high-frequency low-power, low-cost, source-synchronous, physical Layer. The PHY can be configured as a MIPI Master or MIPI Slave supporting camera interface CSI-2 v1.2 and displ...

11
Samsung 28nm FDSOI MIPI DPHY V1.1
VeriSilicon Holdings Co., Ltd.

12
0.6G-4Gbps V-by-One/LVDS Receiver PHY IP
V-by-One PHY GF22FDX is designed for chips that perform high bandwidth data communication while operating at low power consumption. It is a multi-gigabit receiver macro that complies with video system...

13
0.6G-4Gbps V-by-One/LVDS Transmitter PHY IP
V-by-One PHY in GF22FDX is designed for chips that perform high bandwidth data communication while operating at low power consumption. It is a multi-gigabit transmitter macro which enable speed up to ...

14
10G - 11G SerDes IP (ST 28FDSOI)
These IPs are targeted at applications requiring high speed, high bandwidth, low-power consumption, and low-latency interfaces.

15
28FDSOI SoC White Box SERDES & Controller IP
SoC White Box comprises a comprehensive range of high-volume production proven SERDES IPs extracted from, production 28FDSOI chips.
The unique advantages of 28FDSOI technology allow SoC/ASIC des...

16
Display Port v1.2 Tx PHY & Controller IP
Our Display Port is VESA DP1.1a, DP1.2 and eDP compliant with four main lanes and an auxiliary channel The DP transmitter acceptsDP1.1a HBR (2.7Gbps) and RBR (1.62Gbps) data rates; it can also support...

17
DisplayPort Tx PHY & Controller
The Innosilicon eDP DP PHY is a highly reliable solution for your display interface requirements. It is fully compliant with DP 1.4 and eDP 1.4 standards, and capable of driving 2.7Gb/s per lane in co...

18
HDMI 1.4 Rx PHY & Controller IP (Samsung 28FDSOI)
HDMI receiver PHY (Physical layer) is a single-port IP core which is fully compliant with HDMI 1.4 specification. This HDMI RX PHY supports from 25MHz to 225MHz TMDS clock, and offers a simple impleme...

19
HDMI 1.4 Rx PHY & Controller IP (STMicro 28FDSOI)
HDMI receiver PHY (Physical layer) is a single-port IP core which is fully compliant with HDMI 1.4 specification. This HDMI RX PHY supports from 25MHz to 225MHz TMDS clock, and offers a simple impleme...

20
HDMI 1.4 Transmitter PHY/Controller
The INNOSILICON low power mixed signal HDMI-IPTM Transmitter PHY/controller provides a complete HDMI 1.4b standard compliant transceiver interface solution for delivering video and audio streams from ...

21
HDMI 1.4 Tx PHY & Controller IP (Samsung 28FDSOI)
HDMI transmitter PHY (Physical layer) IP core which is fully compliant with HDMI 1.4 specification. HDMI transmitter PHY supports from 25MHz to 250MHz pixel clock, and offers a simple implementation f...

22
HDMI 1.4 Tx PHY & Controller IP (ST28FDSOI)
HDMI transmitter PHY (Physical layer) IP core which is fully compliant with HDMI 1.4 specification. HDMI transmitter PHY supports from 25MHz to 250MHz pixel clock, and offers a simple implementation f...

23
HDMI 2.0 Transmitter PHY/Controller
The INNO HDMI TX PHY offers a simple implementation for system on chip (SOC) for consumer electronics like DVD player/recorder and camcorder. INNO HDMI TX PHY is optimized for high speed (up to 5.94Gb...

24
inno_hsic_gf22fdx
The Innosilicon HSIC PHY is fully compliant with the High-Speed Inter-Chip Supplement to the USB 2.0 Specification. By stripping off all the legacy USB overhead, this PHY is the size of a few IO pads ...

25
MIPI D-PHY Combo PHY & Controller (support combo TTL, LVDS, HiSPI)
INNOSILICON MIPI D-PHY is V1.2 spec compliant and can combine either a high-speed transmitter or receiver with a low speed transceiver to support ULP, LP and HS operation. The D-PHY uses the standard ...

26
PCI Express GEN-3/SATA3 SERDES PHY - Samsung 28 28FDSOI
Analog Bits Programmable SERDES provides a Physical Media Attachment (PMA) Layer capable of signaling at multiple data rates and supports multi-protocol market needs including a wide range of ac- coup...

27
PCIe 3.0/3.1/USB3.0/SATA3 Combo PHY
The Innosilicon PCIE3.0 PHY is a highly programmable module that processes high-speed serial data to parallel data compatible with the PHY Interface for PCIE3.0 Super-Speed standard from Intel. The PH...

28
PCIe 4/3/2 PHY
The Innosilicon PCIE2.0 PHY is a highly programmable module that processes high-speed serial data to parallel data compatible with the PHY Interface for PCIE2.0 Super-Speed standard from Intel. The PH...

29
POR 4.0 PHY GF22FDX
Innosilicon Power-On-Reset (POR) circuit provides reliable reset function for general applications. The POR circuit is powered by 1.8V analog supply and monitors 0.8V~1.0V digital supply. It generate...

30
RapidIO 2.0 PHY
The Innosilicon Serdes Combo PHY is a highly programmable module that processes high-speed serial data to parallel data compatible with the PHY Interface for RapidIO. The PHY supports the RapidIO 1.25...

31
SATA 3.0 PHY
The INNOSILICON mixed signal SATA3.0 transceiver PHY provides a complete SATA3.0 standard compliant transceiver physical interface solution for delivering high speed data over point to point fiber lin...

32
USB 2.0 PHY Device/Host/OTG/Hub
The INNOSILICON USB 2.0 OTG PHY is fully compliant with UTMI+ level 3 Rev 1.0 specification. Offering excellent performance combined with a die size up to 30% less than the competition, this PHY is th...

33
32G Multi Rate SerDes PHY - GlobalFoundries 22FDX
EXTOLL's SerDes architecture is based on digital design elements and methodologies. Plain analog blocks are only used where absolutely necessary. Various digital control and tuning loops are emplo...

34
MIPI D-PHY Transmitter/Receiver for DSI/CSI-2 Samsung 28nm FD-SOI
The Renesas MIPI D-PHY Transmitter/Receiver is useful 4 Data Channel transmitter/receiver hard macro for DSI/CSI-2 of Samsung 28nm FD-SOI process.

 Back

Partner with us

List your Products

Suppliers, list and add your products for free.

More about D&R Privacy Policy

© 2021 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.