1 "Interface Controller & PHY->Multi-Protocol PHY" SoCs

32G Chip-to-Chip SerDes PHY
The 32 Gbps SerDes PHY is designed for ultra-low power for C2C and USR implementations.


Partner with us

List your Products

Suppliers, list and add your products for free.

More about D&R Privacy Policy

© 2022 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.