Industry Expert Blogs

Revolutionizing Power Efficiency in PCIe 6.x: L0p and Flit Mode in Action

- Rambus, Inc.
Jan 23, 2025

The latest PCIe 6.x specification brings groundbreaking advancements in power efficiency and performance optimization. In this technical demonstration, Senior Principal Application Engineer Julien Eydoux showcases two features of Rambus' PCIe 6.x Controller: L0p mode and FLIT mode operation.

Dynamic Power Management

The demonstration reveals how L0p mode enables dynamic lane scaling without compromising performance. This innovative feature allows systems to adjust the number of active lanes based on actual bandwidth requirements while maintaining consistent data throughput. By switching from x4 to x1 configuration seamlessly, the system achieves significant power savings without the traditional overhead of link renegotiation.

Real-Time Analysis with XpressAGENT

Using the Rambus XpressAGENT debug IP, the demonstration provides a clear comparison between conventional lane width transitions and the new L0p capability. The traditional method shows multiple LTSSM intermediate steps that interrupt traffic flow and require additional software handling. In contrast, L0p transitions occur smoothly without any interruption to data transmission.

Technical Implementation

The demonstration utilizes:

• FPGA Virtex UltraScale+ implementation

• Rambus PCIe 6.x IP

• Seamless integration between rootport and endpoint

• Real-time monitoring and control capabilities

Click here to read more ...



Find Top SoC Solutions
for AI, Automotive, IoT, Security, Audio & Video...



I understand
This website uses cookies to store information on your computer/device. By continuing to use our site, you consent to our cookies. Please see our Privacy Policy to learn more about how we use cookies and how to change your settings if you do not want cookies on your computer/device.