



Unlocking the full potential of Body Biasing with FD-SOI to design the most Energy Efficient SoC

FREDERIC RENOUX – IP SoC DAYS – DEC. 2018



Not just a supplier of Technology, but provider of the Dolphin Integration know-how!



Since 1985



150 highly qualified engineers
to enable the design of
Energy Efficient SoCs



Renown for quality and
support excellence



Serving more than 500 companies
worldwide, incl. more than 80
companies in Asia




> 200 Silicon IPs available from
180 nm down to 22 nm in multiple
foundries

- Power Management
- Standard Cell libraries
- Memory Compilers
- Audio CODECs/ADCs/DACs and Triggers
- Oscillators

- Performance is not anymore the only constraint
- Power consumption has to be in the equation

Mops/ μ W



Source: IBM, Semicon West 2018



Source: IMEC, ITF2018

« There will be trillions of these IoT devices out there »

Jensen Huang, CEO of NVidia

« The speech and voice recognition market is expected to be valued at USD 6.19 Billion in 2017 and is likely to reach **USD 18.30 Billion by 2023**, at a **CAGR of 19.80%** between 2017 and 2023. »

Markets and Trends

« The IoT technology market is expected to grow from **USD 176.00 Billion in 2016 to USD 639.74 Billion by 2022**, at a CAGR of 25.1% during the forecast period. »

Markets and Trends

« One of today's technology **most significant challenges** is how to **create a SOC** that meets the conflicting consumer demand for devices with **both high performance and extended battery life** »

Samsung Semiconductor business

« ...**Power management** is another feature, which in some cases may be the **determining factor** for whether a product (MCU) does well or fails because it affects battery life. Some of these MCUs have more than 16 low-power states, but to transition from one power state to the next is complex. »


Andrew Caples, Mentor a Siemens business




**Design Technology
Disconnect**

Performance
Power x area


How to make your AIoT SoC the most competitive?



FILLING THE "DESIGN TECHNOLOGY DISCONNECT" GAP




4 WAYS TO IMPLEMENT BODY BIASING



Leakage Optimized Power Modes

BODY BIASING CONTRIBUTION


Process Variations Mitigation



Source: Dolphin Integration, 2018

FD-SOI PHASE #1 – since 2016

Power management IP platform
To design fast, safely and cost-effectively
Energy Efficient SoCs




Key features

1. Modular and Configurable power management IPs (preventing risky customization)
2. Scalable to any SoC complexity and load current requirements (up to 128 power domains...)
3. DVFS, AVS, NTV, multi power domain... readiness
4. Open platform to third-party silicon IPs
5. Standardized IP interface for safe and fast SoC int.
6. Compliant with pure logic design flow
7. Best-in-class IP performances: EE, small area, low fabrication costs, Low BoM costs...
8. Built-in safety features to prevent SoC failures
9. Based on silicon proven IP architectures...

FD-SOI PHASE #2 – since 2018

Enablement of **Adaptive Body Biasing** as
turnkey solution for
best Energy Efficiency without risks





(*) includes light weight MAESTRO controller



Enhanced System Design Platform

- + Body Bias Generators
 - Ultra low power (10 uA)...
- + Monitors
 - High accuracy Monitors...
- + Fully integration
 - Embedded regulation loop for process, temperature & aging compensation
 - Workable with any standard-cell library & memory...
- + Design methodology & support


Total solution for best Energy Efficiency at minimal costs and without risks




LP design techniques




Advanced SoC power architectures






Improved EE with


System costs





Risks



TTM







Source: IMEC, ITF2018



Frederic Renoux

Executive VP Sales

Mobile: + 33 772 451 540

frederic.renoux@dolphin.fr