

**Hardware monitoring and analytics  
provide the tools for optimization at scale**

UltraSoC VP Global Sales – John Hartley

IP SoC Days 2019






## Company Background

Value Proposition

Architectural Overview

Conclusions



## → Corporate Overview

- VC-funded, Cambridge UK
- Restart 2015
- £4.7M round May '17
  - New Chairman  
Alberto Sangiovanni-Vincentelli
- 25 patents granted + 16 pending
- Seasoned management team
- Key partners & ecosystem
- Proven technology, proven product-market fit
- Revenue, blue-chip customers, repeat business




Company Background




Value Proposition

Architectural Overview

Conclusions










# UltraSoC: on-chip Analytics for SoC as a Whole







## A coherent architecture to debug, develop, optimize & secure

- Full SoC visibility, HW & SW
- Support all architectures: Freedom of IP selection
- Real-time & non-intrusive
- Advanced analytics & forensics
- Power/Performance optimization
- “in life” analytics & SLA compliance
- Supports Functional Safety
- Supports Bare Metal Security™
- High-speed debug over USB or SerDes






# Actionable Insights across the whole SoC



# ➔ In development – and beyond



...supports all cores,  
reducing lock-in,  
increasing flexibility



...is integrated with the leading  
simulation and emulation tools

Adds value to emulation &  
prototyping, accelerates  
development



...radically improves:

- Time-to-revenue
- Quality / Safety
- Profits due to faster time to market



...detects anomalies:

- optimization, security and functional safety
- Non intrusive





	Using UltraSoC	Without UltraSoC	Total Market
M Units	41.3	25.6	83.0
Market Share Units	50.0%	30.7%	
Market Revenue M\$	\$341.9	\$181.6	\$652.2
Market Share	52.4%	27.9%	
Profits M \$	\$131.0	\$57.3	
Average Gross Margin	38.3%	31.5%	
Breakeven M Units	7.6	14.3	
Aggregate ASP	\$8.28	\$7.17	Over entire product life

UltraSoC **accelerates innovation** and maximizes profitability  
Faster TTM, higher quality, lower cost & higher margin



UltraSoC **detects threats** and hazards  
an order of magnitude faster than  
any other solution – radically  
increasing security and safety

UltraSoC allows rapid **optimization of application SW**: improving performance, reducing TCO


Company Background

Value Proposition




Architectural Overview

Conclusions





# Advanced Debug/Monitoring for the Whole SoC





# Software tools for data-driven insights



## Eclipse based UltraDevelop 2 IDE

RISC-V  
CPU

single step &  
breakpoint  
CPU code

Multiple  
other  
CPUs

SW & HW in  
one tool

Real-time  
HW Data

RISC-V  
instruction  
trace

## Third Party Tool Vendor Partnerships

UltraDevelop interfaces with  
almost all common validation  
and verification solutions:







# Technical Problems UltraSoC Solves




Why do some DMA transfers take too long?

What is the mismatch between the host & the DSP?

Why is the CPU not as fast as expected?

Can I trust system security?

Why does the system occasionally hang or deadlock?




What is going on with my memory controller?



# UltraSoC is a modular IP platform



[Representative # of gates]



Total area overhead is typically ~1%

## Strategic changes in the market - RISC-V

- UltraSoC has the only commercial development environment for RISC-V
  - Includes run control and trace (inst and data)
  - Heterogeneous, massively multicore
  - FPGA demonstrator, Eclipse IDE (gdb, gcc, openOCD, Imperas MPD)
- Silicon proven solution
- Partnerships with leading core vendors
- RISC-V Foundation member since 2016
  - Chair of trace group, member/contributor debug group




Company Background

Value Proposition

Architectural Overview

Conclusions







# UltraSoC Key Features



<b>Non-intrusive</b>	Debug does not impact/degrade system performance
<b>“Smart” monitors</b>	Detect items of interest in hardware, at wire-speed Massively reduce trace bandwidth & memory Home in on problems efficiently Not necessary to post-process large volumes of data
<b>Protocol-aware bus monitors (AXI, ACE, ACE-Lite, OCP, OCP 2.0, CHI etc)</b>	Identify specific transactions; easily spot problems
<b>Full support for all standard processors (ARM, RISC-V, MIPS, Xtensa, Arc, CEVA, etc)</b>	Uniquely supports heterogeneous architectures; “mix & match” across vendors; fix hardware, software or HW+SW integration
<b>Message-based protocol</b>	Easy to place & route; extensible & versatile; allows local processor for “autonomous” control in the field
<b>Powerful status monitor</b>	Configurable smart logic analyzer for custom logic
<b>Secure</b>	Powerful security architecture



# Conclusions




## UltraSoC Analytics, Monitoring & Security

- The only commercial heterogeneous solution
- The only commercially available Trace and Debug solution for Risc-V
- Non-intrusive, wire-speed monitors
- Integration Simplicity
- High-speed debug over USB or SerDes
- Enables faster debug, forensics, optimization
  - pre-silicon & post-silicon
- Enables in-life monitoring
  - reliability, compliance & Bare-Metal Security™



# UltraSoC – Rich Value Proposition





# Thank you

*Contact details:*

**John Hartley- UltraSoC VP Global Sales**

john.hartley@ultrasoc.com

www.ultrasoc.com

 @UltraSoC