D&R News Alert
www.design-reuse-embedded.com
www.design-reuse.com
www.design-reuse-china.com
March 4th, 2021
In this issue
• 28nm FD-SOI i.MX8 targets low power
• RISC-V Fast Tracks Simpler Extensions
• BrainChip’s Success in 2020 Advances Fields of On-Chip Learning and Ultra-Low Power Edge AI
• Is Taiwan a Ticking Time Bomb in the Semiconductor Supply Chain?
$var->USER_FIRSTNAME

Welcome to the issue of March 4th, 2021 of D&R SoC News Alert, our email update to provide you with the latest news and information in the System-On-Chip Community.

Foundry
Rambus HBM2E PHY
Rambus
• Integrated solution of co-verified PHY and controller
• Fully compliant with the JEDEC JESD235B standard
• Up to 3.6 Gbps operation over a 1024-bit wide interface
• Delivers 410 GB/s of bandwidth per memory stack

Discover more at rambus.com >>

FD-SOI
Design and verification
RISC-V
High performance 10/25G TCP/IP for FPGAs

• All-RTL send/receive for maximum performance
• Low Gate Count, 1 to 256 Simultaneous connections
• Configurable buffer size: 4KiB-2GiB
• High sustained data and packet rates

Learn more >>
Chevin Technology

Automotive
Artificial Intelligence
Delivering decoder IP, WAVE537, supporting AV1, HEVC/H.265, AVC/H.264, VP9, AVS2 standards – up to 8K60fps
Chips'n media • Supports AV1, HEVC/H.265, AVC/H.264, VP9, AVS2 formats
• Decoding with dual-CORE up to 8K60fps @900MHz
• With defined capability & perf. for high-end SoCs
• Packaged with C&M’s frame buffer compression
Discover more at www.chipsnmedia.com

Business News
D&R Welcomes its New Partner
Current RF
• Introducing, the world of extendable Green power, at your fingertips.
• CurrentRF's latest innovation. Exodus™ and PowerStic™.
Learn more >>






D&R PARTNER SPOTLIGHT

ADC for Wide-Band Communication on TSMC 22nm
  • Tiny, Low-Power, Ultra-Efficient
  • 12Bit IQ ADC sampling at 122MSPS
  • Robust with all reference circuit included
  • 802.11ax, Wireline Communication, Next Generation DSL, Imaging IP Link
Learn more >>

What they said at
IP SoC Conference 2020


Mileage Enhancement by Utilizing Wasted Current in Electric Vehicle and e-bike Conversion Systems
Michael Hopkins, Founder/CEO, CurrentRF


Architect ECU software and hardware, Next-Gen Automotive Network and gateway design
Deepak Shankar, Founder, Mirabilis Design Inc.


Configurable Software PMU or Low-Power Hardware PMU? Get both with a configurable Power controller IP
Pierre GAZULL, Business Development and Product Marketing, Dolphin Design


Modeling Approach of Analog Blocks for Digital Centric Mixed Signal Verification
Babun Chandra Pal, Member of Technical Staff, eInfochips, Inc.


REGISTER:
If this newsletter was forwarded to you by a colleague, you can have it sent directly to you at no cost. To register for D&R SoC News Alert, go to: https://www.design-reuse.com/users/signup.php

UPDATE YOUR PROFILE / UNSUBSCRIBE :
You are subscribed as $var->USER_MAIL and you receive this Alert in html format.

* If you wish to unsubscribe, you can do it there:
https://www.design-reuse.com/users/alert.php?u=$var->USER_ID&e=$var->USER_MAIL