www.design-reuse-embedded.com
SEARCH SOLUTIONS   
    • Categories
    • RISC-V
    • Embedded Processing
    • 5G, 3GPP LTE SoCs
    • IoT SoCs
    • Artificial Intelligence SoCs
    • Automotive SoCs
    • Space and Avionics
    • Security Solutions & SoCs
    • Audio & Video SoCs
    • Design Platforms
    • Monitoring and Verification
    • SoC Design Services
    • Find your best SoC design partner
Partner Videos D&R Events
    • IP-SoC Days 2024
    • IP-SoC Days 2023
    • IP-SoC Days 2022
    • IP-SoC Days 2021
    • IP-SoC Days 2020
    • IP-SoC 2023
    • IP-SoC 2022
    • IP-SoC 2021
    • IP-SoC 2020
On Demand Webinars NEWS
Find Top SoC Solutions
for AI, Automotive, IoT, Security, Audio & Video...
You are here : design-reuse-embedded.com  > Interconnect, D2D, C2C  > Intra SoC Connectivity

Scatter-Gather DMA - AXI4-Stream to/from AXI4 Memory Map Transfers

Overview

The Digital Blocks DB-DMAC-MC-AXI4-MM-STREAM Verilog RTL IP Core is a Multi-Channel Scatter-Gather DMA Controller that transfers data between AXI4 Memory Map and AXI4-Stream Interfaces.

Partner with us

Contact Us
Partnership Offers

List your Products

Suppliers, list and add your products for free.

List your Products

More about D&R Privacy Policy

© 2024 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.