Find Top SoC Solutions
for AI, Automotive, IoT, Security, Audio & Video...
You are here : design-reuse-embedded.com  > Design Platform  > System Design Kit
Online Datasheet        Request More Info
All Silicon IP


MIPS Navigator Pro probes support all MIPS 32 cores with PDtrace if the core is designed to stream processor trace data off-chip. Navigator Pro probes support both on-chip and off-chip trace features, capturing up to 2GB of trace. The Navigator Pro probe connects to the target system using a 38-pin Mictor connector. Extensive debugger support including Eclipse-based MIPS Navigator ICS on Windows and Linux Software development tools used with the Navigator Pro probes include the GNU-based MIPS toolchain and the new MIPS Navigator Integrated Component Suite (ICS). All probe features are available from the Navigator ICS interface, which has an Eclipse-standard interface and C/C++ Development Tool (CDT) components with special plug-ins for processor debugging using the probe. The system runs on a PC with Windows XP or Windows 7 or Linux and requires a USB 2.0 or 10/100/1000 Ethernet connection.


  • Supporting microAptiv, interAptiv, proAptiv and Series5 cores
  • Supports all MIPS32 processor designs, leveraging the off-chip trace features available in the core
  • Supports multiple source level debuggers including the CodeSourcery embedded C/C++ toolchain, MIPS Navigator ICS, and GDB
  • Supports on-chip and off-chip capture modes depending on processor implementation
  • Real-time PC execution trace, load/store address, and data trace
  • Trace can be gated on/off by on-chip triggers
  • Scalable internal trace depth or external trace port width and speed
  • Trace depth up to 2GB in external trace mode
  • Unlimited software breakpoints via SDBBP instruction
  • Single-step by assembly or C source line
  • Read-write all CPU registers
  • Read-write memory whether CPU is stopped or running
  • MIPS-standard hardware breakpoints
  • Flash programming support
  • Multi-core debug with multiple MIPS cores
  • Mixed core debug with MIPS and other cores supported as an option
  • Go, halt processor run control
  • Low-level access to JTAG functions for silicon verification
  • Single line assembler and disassembler
  • Command-line interface with Tcl/tk scripting language standard
  • Binary software interface adheres to MDI specification
  • Supports virtualization features available in certain cores to view current guestID, view/modify guest CP0 registers, access guest memory, and view or modify the root and guest TLB entries
  • Supports virtualization triggers and trace; qualify triggers on a guestID, qualify trace for a specific guest, trace transitions between guests and record the guestID

Partner with us

Visit our new Partnership Portal for more information.

Submit your material

Submit hot news, product or article.

List your Products

Suppliers, list and add your products for free.

More about D&R Privacy Policy

© 2018 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted,
reposted, duplicated or otherwise used without the
express written permission of Design And Reuse.