|
||
www.design-reuse-embedded.com |
ULP fractional-N ADPLL for Bluetooth Low Energy transceivers in 55nm CMOS
|
|
Overview This All Digital Phase-Locked Loop (ADPLL) IP block is a fully industrialized frequency synthesizer for Bluetooth® transceivers, designed in TSMC 55nm CMOS process. It features a high-performance synthesizer with GFSK modulator, while having a low silicon area, good suppression of disturbances from e.g. DC-DC converters or PAs, ultra-low power consumption, and several features that minimizes production test time. The IP is silicon proven and in mass production.
Please sign in to view full IP description :
|
Partner with us |
List your ProductsSuppliers, list and add your products for free. |
More about D&R Privacy Policy© 2024 Design And Reuse All Rights Reserved. No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse. |
||||||