www.design-reuse-embedded.com
Find Top SoC Solutions
for AI, Automotive, IoT, Security, Audio & Video...
You are here : design-reuse-embedded.com  > RISC-V  > RISC-V Platform

riscvOVPsim - RISC-V Instruction Set Simulator

Overview

The riscvOVPsim ISS is an ideal starting point for an embedded software development project.


riscvOVPsim allows the development and debug of code for the target RISC-V processor on an x86 host PC with the minimum of setup and effort. It simply requires the cross compilation of your application and running riscvOVPsim with an argument to specify the name of the application object.


Used by application software engineers who need to create software binaries for RISC-V permitted configurations and variants, but who do not need platform components - riscvOVPsim works with a standard GDB debugger and GUI which makes it very easy to get started with full source code interactive debugging.


Middleware library developers can also use riscvOVPsim when building software libraries for common functions, for example multimedia standards where they code at the assembly level and make extensive use of the processor data path - the debugger/GUI shows detailed assembly and all processor registers.


Test engineers can use riscvOVPsim in a regression test environment as it can be used in batch/scripted environments as well as being used interactively.

Partner with us

List your Products

Suppliers, list and add your products for free.

More about D&R Privacy Policy

© 2024 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.