|
||
![]() www.design-reuse-embedded.com |
AES-XTS - High-speed variant
|
|
Overview Xiphera s AES symmetric encryption IP cores ensure robust encryption and decryption, providing data confidentiality and integrity with the Advanced Encryption Standard algorithm.These solutions support various AES modes and offer versatile functionality for secure data communication and storage protection. Xiphera’s in-house designed AES encryption engines are optimised for efficiency and high performance in both FPGA and ASIC implementations.
Please sign in to view full IP description :
|
Partner with us |
List your ProductsSuppliers, list and add your products for free. |
More about D&R Privacy Policy© 2024 Design And Reuse All Rights Reserved. No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse. |
||||||