Find Top SoC Solutions
for AI, Automotive, IoT, Security, Audio & Video...
You are here : design-reuse-embedded.com  > IoT Design Solutions  > Wireless Solutions
Online Datasheet        Request More Info
All Silicon IP


The CEVA-XC4500 DSP vector processor is the fourth generation of the widely licensed CEVA-XC architecture. Optimized for advanced communication applications, and especially high-performance wireless infrastructure equipment, it features a combination of VLIW and vector engines that enhance typical DSP capabilities with advanced scalar and floating-point vector processing.

Based on the architecture of the CEVA-XC4000 DSP family, the CEVA-XC4500 DSP core has two advanced VPUs that support both fixed-point and floating-point instruction sets. Built-in support for traffic management and dynamic scheduling provide efficient data processing within base stations, remote radio heads, and backhaul equipment. Supported by full hardware cache coherency, multiple cores can be deployed to scale the amount of traffic to be handled, from picocells to macrocells to Cloud-RAN, with no software overhead.

With its innovative programmable approach, the CEVA-XC4500 offers the high flexibility required to support a large number of wireless standards on a single programmable platform, which significantly reduces development cost and time-to-market.


  • Provides an extensive instruction set optimized for a wide range of communications standards, enabling rapid implementation of software modems with a minimum of hardware
  • Modem design with minimal hardware requirements
  • Optimized for wireless applications in the high-end smartphone and eNode segments
  • CEVA-Connect schedules data transfers to hardware accelerators and peripherals, which frees the processor for higher-level tasks

Block Diagram

Tech Specs

Maturity In Production


  • Two Vector Processing Units (VPU)
  • Extremely powerful computation capabilities
  • Scalable and configurable architecture
  • Innovative second-generation PSU
  • Complete memory subsystem with cache-coherent instruction and data caches

Partner with us

Visit our new Partnership Portal for more information.

Submit your material

Submit hot news, product or article.

List your Products

Suppliers, list and add your products for free.

More about D&R Privacy Policy

© 2018 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted,
reposted, duplicated or otherwise used without the
express written permission of Design And Reuse.