www.design-reuse-embedded.com
Find Top SoC Solutions
for AI, Automotive, IoT, Security, Audio & Video...
You are here : design-reuse-embedded.com  > Wireline Communication  > Other

Time Sensitive Networking IP-Cores

Overview

Fraunhofer IPMS develops Time-Sensitive Networking IP Cores for deterministic and time-synchronized data transmission in Ethernet networks. Time-Sensitive Networking (TSN) is a set of standards that were initially developed by the IEEE Ethernet AVB (Audio Video Bridging) task force. These standards enable the transport of time-sensitive data streams through standard Ethernet. Time-critical data streams can thus be transported through an Ethernet TSN network with guaranteed latency without the need for real-time field bus systems or special hardware. The Time Sensitive Networking IP Core Designs developed by Fraunhofer IPMS eases the integration of TSN into devices used in such networks. The IP cores are silicon-proven for ASIC technologies up to 22nm or can be integrated into FPGA designs.

Partner with us

List your Products

Suppliers, list and add your products for free.

More about D&R Privacy Policy

© 2024 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.