www.design-reuse-embedded.com
Find Top SoC Solutions
for AI, Automotive, IoT, Security, Audio & Video...
You are here : design-reuse-embedded.com  > Verification Platform  > Simulation and Verification

Performance modeling using stochastic components

All Silicon IP

Overview

Evaluate The System Architecture And Generate Latency/Throughput Graphs.

In stochastic modeling, different channels need to be modeled for each input-output combination also. This can lead to modeling queues, time and quantity. Queue theory plays a major role in early architecture simulation and can provide extremely valuable feedback without having to enter a lot of cycle-accurate details. The stochastic processes may compute on the available system resource and shared quantity. The traffic may vary according to the use cases and the complexity of the process. Whenqueuing theory comes into account, the stochastic process may need schedulers, flow control, arbitrates, FIFO, LIFO, delays, shared resources and channels to implement it.

In VisualSim Architect, one can model designs as stochastic processes, with library blocks and simulators supporting the same. The latency, in seconds, and throughput, measured in Mbps, gives the efficiency of the stochastic process. Designer can put into use, different use cases and get the expected output.

Partner with us

 

List your Products

Suppliers, list and add your products for free.

More about D&R Privacy Policy

© 2020 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.