Find Top SoC Solutions
for AI, Automotive, IoT, Security, Audio & Video...
You are here : design-reuse-embedded.com  > Multi Media Vision  > Audio Video
Online Datasheet        Request More Info
All Silicon IP


JPEG, H.264/AVC, H.265/HEVC (SHVC) and VP9 Encoder IP

Allegro DVT's AL-E120 is a real-time, true multi-format hardware encoder IP supporting H.264/AVC, H.265/HEVC (SHVC), VP9 video codecs and JPEG still image standard. The AL-E120 encoder IP brings support for HEVC scalable extension (SHVC) and video quality improvement by 15% on average compared to Allegro DVT's previous generation encoding IP. It also features a unique architecture, scalable from HD to up to 8K resolution.


  • State of the art video encoding quality
  • Unique multi-format and scalable architecture
  • Scalable video resolution up to 8K resolution, support for multi-stream encoding
  • Hardware architecture minimizes both gate counts and power consumption
  • Fast and easy integration within a wide range of System-On-Chip (SoC) designs
  • Independent entity, requiring minimum support from the SoC embedded CPU
  • Low memory bandwidth requirements
  • Advanced motion estimation algorithms optimized to fit the memory bandwidth and latency requirements of consumer SoCs


  • Digital Still and Digital Video Cameras
  • Video surveillance
  • Video transcoding and broadcasting
  • Wireless display
  • VR/AR
  • Automotive


Supported standards :
  • H.264/AVC Baseline, Main, High, High 10 and High 4:2:2 profiles
  • H.265/HEVC Main, Main 10 and Main 4:2:2 10 profiles and Scalable High efficiency Video Coding (SHVC) profile
  • VP9 Profile 0 (4:2:0, 8-bit)
  • JPEG Baseline
Supported tools :
  • 4:2:0/4:2:2 (8-bit/10-bit) for H.264/AVC and H.265/HEVC
  • 4:2:0 (8-bit) for VP9 and JPEG
  • I,P and B frames for H.264/AVC and H.265/HEVC
  • Key Frames, Single and Compound predicted frames for VP9
  • All intra prediction modes
  • Fractional sample interpolation – ¼ pixel
  • Weighted prediction
  • In-loop de-blocking and sample adaptive offset filters
  • Configurable slices
  • CBR and VBR rate control
  • Ultra low latency coding


  • RTL source code
  • C control software
  • Bit accurate executable software reference model
  • Documentation

Partner with us

Visit our new Partnership Portal for more information.

Submit your material

Submit hot news, product or article.

List your Products

Suppliers, list and add your products for free.

More about D&R Privacy Policy

© 2018 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted,
reposted, duplicated or otherwise used without the
express written permission of Design And Reuse.