www.design-reuse-embedded.com
Find Top SoC Solutions
for AI, Automotive, IoT, Security, Audio & Video...
You are here : design-reuse-embedded.com  > Artificial Intelligence  > Vision

Tensilica Vision DSP Family

All Silicon IP All Verification IP

Overview

The Cadence® Tensilica® Vision digital signal processor (DSP) family is designed for demanding imaging, computer vision, and neural network (NN) applications in the mobile, automotive, surveillance, gaming, drone, and wearable markets. The Vision P5 DSP and the Vision P6 DSP are our two imaging- and computer vision-specific products that establish a new standard in high-performance, low-energy digital signal processing. With addition of the Vision C5 DSP, we now have a member designed specifically for NN processing. Plus, since all our DSPs are built on the highly successful Cadence Tensilica Xtensa® processor, the Vision DSP family shares the same development environment. For sufficient pixel processing throughput, the Vision DSP family architecture incorporates advanced VLIW/SIMD support for the industry's highest number of ALU and MAC operations per processor cycle, as well as the industry's widest and most flexible memory bus. Specialized instructions also allow the Vision DSP family to efficiently speed up pixel processing. In our Vision C5 DSP, we have given significant focus on optimized implementation of all the layers of a NN rather than just the convolution layer. These instructions were optimized in close collaboration with a number of customers and partner companies and after detailed profiling of key imaging, vision, and NN applications. Various architecture enhancements boost the performance while keeping the energy consumption low. The Vision DSP family provides unprecedented flexibility in system implementations at power-consumption levels that significantly reduce the need for hardware accelerators. The DSPs also offer an integrated DMA engine, interface for instruction memory, instruction cache, and two AXI interfaces. It offers industry's widest data memory bus of 1024-bit. In the Vision P5 and P6 DSPs, we also offer an optional vector floating-point unit.

Partner with us

 

List your Products

Suppliers, list and add your products for free.

More about D&R Privacy Policy

© 2020 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.