www.design-reuse-embedded.com
Find Top SoC Solutions
for AI, Automotive, IoT, Security, Audio & Video...
You are here : design-reuse-embedded.com  > Wireline Communication  > Datacenters
Online Datasheet        Request More Info
All Silicon IP

Overview

INT 25012 is the only SOC IP Core that implements a full 10G bit TCP and UDP Stack in Handcrafted, Ultra-High Performance, Innovative, Flexible and Scalable architecture which can also be easily customized for end product differentiation. It provides the lowest latency and highest performance in the industry. INT 25012 is also the only SOC that integrates 10G TOE+UOE + 10G EMAC + PCIe + Host_IF interfaces in the smallest logic footprint. It is highly flexible that is customizable for layer-3, layer 4-7 network infrastructure and network security systems applications. It is recommended for use in, among others, high performance Financial Servers and data center equipment design applications. It provides key IP building blocks for very high performance 10 Giga bit Ethernet ASIC/ASSP/FPGAs.

Benefits

  • INT 25012 has built in advanced architectural flexibility that provides capability for enterprises to differentiate their Network infrastructure appliances from others and customize them for their specific design application
  • 20 G throughput
  • Very low application to application latency
  • Scalable solution; 40G

Applications

Network security systems applications,high performance Financial Servers and data center equipment design applications.

Block Diagram

Features

  • Highly customizable hardware IP block
  • Easily portable to ASIC flow, Xilinx/Altera FPGAs or Structured/ASIC flow.
  • Provides Ultra-Low latency and highest bandwidth (NETWORK PROVEN)
  • Latency through 10 G TOE/TOE = less than 100 ns
  • Ultra-High Throughput: Receives and Sends sustained large TCP payloads, depending upon remote server/client’s capability.
  • Fully Integrated and tested on Altera/Xilinx FPGAs; TOE+UOE+MAC+Host_I/F SoC IP bundle

Deliverables

  • NetList
  • Test Bench, ,vcd files, configuration code/API for easy Linux port
  • Linux Driver for TOE+PCIe/DMA
  • Verilog models for various components e.g. UDP Client and Server models, transaction model (optional)
  • External memory interface/model (optional).
  • UDP Model (optional)
  • Verification suite (optional)
  • Test packet-traffic suite (optional)

Partner with us

Visit our new Partnership Portal for more information.

Submit your material

Submit hot news, product or article.

List your Products

Suppliers, list and add your products for free.

More about D&R Privacy Policy

© 2018 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted,
reposted, duplicated or otherwise used without the
express written permission of Design And Reuse.