www.design-reuse-embedded.com
Find Top SoC Solutions
for AI, Automotive, IoT, Security, Audio & Video...
You are here : design-reuse-embedded.com  > Wireline Communication  > Datacenters
Online Datasheet        Request More Info
All Silicon IP

Overview

INT 40011 is the only SOC IP Core that implements a full 40G bit TCP Stack in Handcrafted, Ultra-Low latency and High Performance, Innovative, Flexible and Scalable architecture which can also be easily customized for end product differentiation. It provides the lowest latency and highest performance in the industry.

INT 40011 is the only SOC that integrates 40G TOE + 40 GEMAC(opt) + Host interfaces in the smallest logic footprint. It is highly flexible that is customizable for layer-3, layer 4-7 network infrastructure and network security systems applications. It is recommended for use in, among others, high performance Cloud Servers, security appliances, Web Servers, Application servers, NICs, SAN/NAS and data center equipment design applications. It provides key IP building blocks for very high performance 40-Giga bit Ethernet ASIC/ASSP/FPGAs.

Benefits

  • Featuring APIs at different levels the General TOE allows the application developer to easily migrate from software, to TOE hardware, to custom hardware, to achieve higher performance.
  • ~ 74G bit full duplex Throughput
  • Very low application to application latency

Applications

High performance Cloud Servers, security appliances, Web Servers, Application servers, NICs, SAN/NAS and data center equipment design applications

Block Diagram

Features

  • Highly customizable hardware IP block
  • Easily portable to ASIC flow, Xilinx/Altera FPGAs or Structured/ASIC flow.
  • All stages of Full TCP stack implemented in High performance hardware
  • Ultra-Low Latency through 40 G TOE around 130+ ns
  • Native 40G Architecture running at full 40G Network line rate
  • Ultra-High Throughput: Receives and Sends sustained large TCP payloads, depending upon remote server/client’s capability.
  • Fully Integrated and tested on Altera/Xilinx FPGAs; TOE+Host_I/F SoC IP bundle

Partner with us

Visit our new Partnership Portal for more information.

Submit your material

Submit hot news, product or article.

List your Products

Suppliers, list and add your products for free.

More about D&R Privacy Policy

© 2018 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted,
reposted, duplicated or otherwise used without the
express written permission of Design And Reuse.