

**Embedded analytics delivers system-wide visibility for debug, safety, security and more...**

**Design and Reuse IP-SoC Days – Shanghai 2017**

# Agenda

- Some obvious statements
- Some problems with existing approaches
- Key requirements
- The UltraSoC approach
- Some examples of performance analysis and debug
- Use cases
- Summary

## Some obvious statements

- SoCs have become increasingly complicated & are not going to get simpler
  - Contain several processors, from different vendors
    - Verified in isolation and come with test suite
  - Contain 100s of IP blocks
    - Each verified in isolation
  - Contain complex interconnects
    - Verified for certain, identified conditions
  - Software created by large disparate teams
    - If lucky, modules and subsystem verified for certain, identified conditions.
  - All this has to successfully work together
- Understanding real world system behaviour is HARD!


## Some problems with existing approaches

- Processor-centric, not system-centric
  - Processors are a very small part of the overall system
- It's very difficult to monitor:
  - Bus behaviour, memory controllers, interactions between blocks
- There is very little analytics
  - Just extracting raw data
- Intrusive
- Ad hoc
- Developing, but still essentially signal-based
  - Hard to close timing
- In-field monitoring is not easy

## Key requirements


- A system-centric vendor-neutral debug and monitoring infrastructure
  - One that enables access to different proprietary debug schemes
  - Enables monitoring of interconnect, interfaces and custom logic
  - Run-time configurable
    - Re-use the hardware to provide visibility for different scenarios
    - Run-time configuration of cross-triggering
    - Support 10s if not 100s of cross-triggering events
  - These can be interrogated after a problem to determine actual status
  - Need to be power aware
  - Built-in security
  - Can be used during the whole development flow and in the field

# UltraSoC embedded analytics architecture




## How does it work?

- Protocol-aware analysis modules
  - Processors: ARM, MIPS, Ceva, RISC-V, + more
  - Buses: AXi, CHI, Netspeed, + more
- Filter, match, trigger, store, output
  - Analysis done in hardware, on-chip
  - Reduces need for high-speed off-chip transport
  - Can be used in-system and in-field
- A choice of communicators
  - To suite system requirements



# Example problems UltraSoC analytics solves





The diagram illustrates the UltraSoC architecture, showing the integration of various IP blocks and infrastructure components. The architecture is divided into two main sections: **UltraSoC IP** and **UltraSoC Infrastructure**.

**UltraSoC IP Section:**

- Contains two identical processing units, each consisting of a **Processor** (with I TCM, D TCM, IS, and DS blocks) and a **Status mon** block.
- These units are connected to an **Interconnect**.
- Additional IP blocks include **Radio IF** (with **Status mon**), **DSP**, **FFT**, **Turbo**, and **USB MAC**.
- These blocks are connected to a central **Interconnect**.

**UltraSoC Infrastructure Section:**


- Contains a **Peripheral Interconnect** connected to **DMA-1**, **RAM**, **DMA-2**, **Timer**, **Security**, and **SM** (Security Monitor).
- These components are connected to a lower **Interconnect**.
- Other infrastructure blocks include **DFI-PHY**, **DDR3**, **PHY**, and **USB MAC**.
- These blocks are connected to the lower **Interconnect**.

**System-Level Connections:**


- The **UltraSoC IP** and **UltraSoC Infrastructure** sections are connected via a **Bus mon** (Bus Monitor) block.
- The **UltraSoC IP** section is connected to the **UltraSoC Infrastructure** section via a **Bus mon** block.
- The **UltraSoC IP** section is connected to the **UltraSoC Infrastructure** section via a **Bus mon** block.
- The **UltraSoC IP** section is connected to the **UltraSoC Infrastructure** section via a **Bus mon** block.

# Example 1: “Where have my MIPS gone?”

Why is the CPU not performing as fast as expected?




## Example 2: DDR bandwidth




Why do some DMA transfers take too long?

What is going on with my memory controller?


## Example 2: DDR bandwidth



# Cross-triggering





## The importance of cross-triggering





- Gigabytes of trace data can be reduced to kilobytes
- In-field, events that only occur once a week can be captured and uploaded
- Cross-trigger events can be sourced from anywhere, even hardware signals
- Run-time selection is essential

# Use case 1: classic debug




## Use case 2: in-field debugging and analysis



- Find the cause of rate problems
- Monitor ongoing performance
- Fix problems through upgrades
- Input to next-generation SoC



## Use-case 3: bare metal security and safety



# Summary



- In complex SoCs
  - Embedded analytics is essential
  - A unified approach can save months of effort and a lot of money
- Embedded analytics hardware can be used for
  - Classic lab debug
  - In field problem solving
  - Lifetime analysis
  - A separate domain to enhance security and safety