www.design-reuse-embedded.com
You are here : design-reuse-embedded.com  > Wireless Communication  > 3GPP - LTE  > Other
Download Datasheet        Request More Info
All Silicon IP

Overview

The CEVA-XC12 is purpose-built from the ground up to solve the most critical challenges of efficiently implementing 5G, LTE-A Pro, MU-MIMO Wi-Fi and other multi-gigabit modems. Thanks to its flexible architecture with multiple optional features, the CEVA-XC12 can be custom configured and scaled to address a wide range of applications, including cloud RAN, macro cells, small cells, advanced and centralized access points, eMBB smartphones and other terminals The fifth generation of the widely licensed CEVA-XC architecture, the CEVA-XC12 is optimized for the most advanced multi-Gigabit communication applications. The CEVA-XC12 delivers the most powerful vector capabilities for data plane processing together with a high performance scalar engine for the most demanding control plane processing required to support multi-RAT and massive number of users.

Benefits

  • Optimized for wireless applications and offering an extensive instruction set optimized for a wide range of communication standards to enable software-defined modem implementation
  • Optimized to address the processing requirements for a wide range of next generation wireless applications
  • Enables very high speed for extreme use cases
  • Offers optimal performance to different communication markets requiring high processing capabilities
  • Meets the needs of advanced wireless applications where systems need to offer high flexibility and offload multi-core and accelerators from the DSP. Dedicated inter-core interface designed for ultra-low latency
  • Delivers exceptional power efficiency, while maintaining software
  • Smooth C-level software development and easy integration into the target SoC reduces risk and time-to-marketflexibility
  • Additional software components can be easily developed or licensed through CEVA s partners
  • Significantly accelerates multi-mode modem design

Applications

  • Wireless eNodeB Cells Baseband Processing -Scalable from Femto and Small Cells all the way to Macro Cells and Cloud RAN -Supporting: 5G NR, Verizon 5GTF, LTE-Advanced Pro, LAA, LWA, LTE-A, HSPA+, TD-SCDMA, Wi-Fi 802.11ax/ac/ad, and more
  • Carrier Wi-Fi Access Points -Supports: Wi-Fi 802.11ax/ac/ad/n with 8x8 MU-MIMO up to 10Gbps
  • Enterprise Wi-Fi and Wi-Fi-Cellular LTE Offload -Addressing Wi-Fi 802.11ax/ac/ad AP and LTE-A Pro Small-Cells with LAA and LWA supporting up to 8x8 MIMO delivering up to 10 Gbps
  • Wireline Modem -G.Fast, DSL, VDSL-2, DOCSIS 3.1, and more
  • Remote Radio Heads (RRH) -Targeting digital front-end processing -Handling advanced DSP functions including: Digital Pre-distortion (DPD), Up/down sampling Filters, Up/ down conversion, Quadrature Modulation Correction, DC Offset Corrector, Carrier Frequency Offset Corrector and more
  • Wireless Backhaul -Wideband spectrum point-2-point wireless communication supporting up to 4096 QAM -Targeting digital front-end processing
  • Fixed Wireless Access (FWA) Terminals -xDSL and Cable replacement for Homes, SoHo, Enterprise -Supporting: 5G NR, Verizon 5GTF, LTE-Advanced Pro, LTE-A
  • Mobile Wireless Terminals -eMBB Handsets, Smartphones, Tablets, data cards, etc. -Supporting: 5G NR, LTE-A Pro, LTE-Advanced, LTE-A, HSPA/+, W-CDMA, TD-SCDMA, and legacy GSM/GPRS/EDGE

Block Diagram

Tech Specs

Market SegmentCommunication

Features

  • Fully programmable DSP architecture incorporating a unique mix of VLIW and Vector capabilities using a combination of computational units: -Vector Communication Unit -Scalar Computation Unit
  • Highly powerful vector processor supporting fixed and floating point operations -920 Vector GOPS
  • High performance architecture -1.8GHz @ 10nm process -128 fixed-point MACs -Variable 16/32-bit instructions -14-Stage pipeline
  • A scalable processor architecture applicable to a wide variety of markets and devices
  • Comprehensive multicore support -Streaming interface -Fully featured data cache -HW support for cache coherency -System interconnect with automated management -Dynamic scheduling support
  • Optimal hardware-software partitioning via a mix of vector DSP and hardware accelerators
  • Easy software development -Advanced IDE -Optimizing C compiler with Vec-C support (dedicated support for vector processors) -Cycle-accurate simulation and graphical profiling of the entire DSP sub-system -RTOS -Smooth migration path from off the-shelf ASSPs -MATLAB bi-directional connectivity (optional)
  • Open architecture and standardized APIs
  • Complete set of optimized communication libraries including: 5G NR, V5GTF, LTE-Advanced Pro, LTE, NB-IoT, HSPA+, TD-SCDMA, Wi-Fi 11ax, Wi-Fi 11ac, Wi-Fi 11n

Partner with us

Visit our new Partnership Portal for more information.

Submit your material

Submit hot news, product or article.

List your Products

Suppliers, list and add your products for free.

© 2018 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted,
reposted, duplicated or otherwise used without the
express written permission of Design And Reuse.