www.design-reuse-embedded.com
SEARCH SOLUTIONS   
    • Categories
    • RISC-V
    • Embedded Processing
    • 5G, 3GPP LTE SoCs
    • IoT SoCs
    • Artificial Intelligence SoCs
    • Automotive SoCs
    • Security Solutions & SoCs
    • Audio & Video SoCs
    • Design Platforms
    • Monitoring and Verification
    • SoC Design Services
    • Find your best SoC design partner
Partner Videos D&R Events
    • IP-SoC Days 2023
    • IP-SoC Days 2022
    • IP-SoC Days 2021
    • IP-SoC Days 2020
    • IP-SoC Days 2019
    • IP-SoC 2021
    • IP-SoC 2020
    • IP-SoC 2019
On Demand Webinars NEWS

Strength of UCIe for Multi-Die Systems
Andreas Vielhaber - Sr. Staff Application Engineer - Synopsys, Inc.
Biography :
Andreas Vielhaber, a Sr. Staff Application Engineer and a certified functional safety manager at Synopsys, is responsible for technical account management, supporting customers with IP requirements targeting applications such as automotive, HPC, and AI. Andreas' expertise span across mixed-signal IP, verification IP, analog IP, and IP subsystems, helping customers achieve silicon success. is on helping customers meet their SoC design needs with interface IP, analog IP, and IP subsystems. Andreas has a Masters degree from RWTH Aachen University.

Partner with us

Contact Us
Partnership Offers

List your Products

Suppliers, list and add your products for free.

List your Products

More about D&R Privacy Policy

© 2023 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.