GRLIB: VHDL IP library for fault-tolerant SoC
Fabio Malatesta - Product Marketing Engineer - Frontgrade Gaisler
Biography :
Fabio Malatesta works as Product Marketing Engineer at Frontgrade Gaisler. He has worked in hardware IP design and verification since the early stages of his career, focusing on complex SoC architectures for FPGAs and ASICs. Fabio holds degrees in Electronics Engineering and Telecommunications from the University of Rome. |
Partner with us |
List your ProductsSuppliers, list and add your products for free. |
More about D&R Privacy Policy© 2024 Design And Reuse All Rights Reserved. No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse. |
||||||