Scaling AI Infrastructures for the Future with Next-Gen Interconnects
Aparna Tarde - Sr. Staff Technical Product Manager - Synopsys, Inc.
Biography :

Aparna Tarde is a Sr. Staff Technical Product Manager responsible for the die-to-die interface IP product line at Synopsys. She previously worked as a design engineer at Intel designing cloud-based accelerator systems using PCIe, Ethernet, and DDR. She has also held different positions from design verification to applications engineering and has extensive knowledge in system design using FPGAs in data centers. She holds a master's degree in electrical engineering from San Jose State University. |
Partner with us |
List your ProductsSuppliers, list and add your products for free. |
More about D&R Privacy Policy© 2024 Design And Reuse All Rights Reserved. No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse. |
||||||