IP Business |
|
|
Olivier Bernard Arm Director, High Performance IoT
|
How access to the world's broadest IP portfolio enables commercial success in SoC projects
|
|
Innovation and Patent |
|
|
Gabriele Saucier Design And Reuse CEO & Founder
|
IP Provider the Seed of Innovation in Electronic Industry. Can IP Innovation be Measured?
|
|
|
|
Jonah Probell SoundHound, Inc. IP Strategist
|
Patenting for the Small Company
|
|
|
|
Wenye Tan SSIPEX Consultant
|
Patent Strategy with a China focus
|
|
IoT Solution and Video IP |
|
|
Elias Lozano Chipus Microelectronics SVP Sales & Business Development
|
Low Power Applications at the "Edge" in the Infamous IoT Space
|
|
|
|
Olivier Bernard Arm Director, High Performance IoT
|
Next-generation endpoint AI for IoT with the new Arm Cortex-M55 and Ethos-U55 processors
|
|
|
|
Hyungmin Yoon SiliconArts Ph.D CEO
|
The World's First Real -time Path Tracing GPU IP
|
|
Security IP |
|
|
Dana Neustadter Synopsys, Inc. Product Marketing Manager
|
Security 101 for Artificial Intelligence SoCs
|
|
|
|
Christophe Tremlet Invia
|
Why should your next secure design be PUF based application
|
|
Automotive IP |
|
|
Ron DiGiuseppe Synopsys, Inc. Senior Strategic Marketing Manager
|
Automotive-Qualified IP for Evolving Integrated ADAS Domain Controller SoCs
|
|
|
|
Pieter Willems Silex Insight Vice President Worldwide Sales & Marketing
|
HSM IP for automotive SoC
|
|
Networking SoC |
|
|
Manmeet Walia Synopsys, Inc. Senior Product Manager for Mixed-Signal PHY IP at Synopsys
|
The Evolution of High-Speed SerDes PHY IP for High-Performance Computing & Networking SoCs
|
|
|
|
Amit Saxena Mobiveil Inc. VP of Engineering
|
Compute Express Link (CXL) - Next generation Interconnect for high performance heterogeneous computing
|
|
Latest Design technology Achievement |
|
|
Maulik Patel eInfochips Physical Design Lead
|
Milan Dalwadi eInfochips Physical design lead
|
|
300Mn gate Data Centre SoC challenges and PPA insights.
|
|
|
|
Mahesh Tirupattur Analog Bits Inc. Executive VP Sales, Marketing & Operations
|
Novel Design Architecture to Lower Power and Improve Performance of Clocks, Sensors and IO's in 5nm
|
|