Codasip boosts custom RISC-V performance in latest tool

Find the Latest SoC Solutions
for... Automotive... IoT... Security... Audio... Video

Codasip's Studio 9.1 tool provides LLVM compiler and full AXI bus support for customised RISC-V processor cores

www.eenewseurope.com, Oct. 26, 2021 – 

Codasip in Germany has boosted its Studio RISC-V processor design toolset with improved compiler support and code density as well as full AXI bus support for high-performance designs

The Studio tool is at the heart of Codasip's toolflow for customised processor cores around the RISC-V open instruction set architecture and the embedded tools needed to develop systems. The tool walks designers through the steps necessary to create a customised RISC-V processor from a Codasip embedded or application core design.

Studio 9.1 adds additional bus interfaces, now including full AXI which means Studio will readily support the development of more powerful application cores and multi-core systems.

Instruction memory size can dominate cost in embedded processors so code density improvements in Studio 9.1 will help to contribute to reducing overall system costs.

The update also include an LLVM-based SDK alongside a fast C/C++ compiler and Linker Support Package that were incorporated as part of Studio 9.0 launched in April 2021. This update significantly improves support for custom instructions in application cores running operating systems such as Linux. Another new feature brings support for ISA sub-targets that hugely reduce the maintenance of different SDKs for different ISA configurations.

click here to read more...

 Back