Sondrel warns that packaging lead times have jumped to more than 50 weeks

Find the Latest SoC Solutions
for... Automotive... IoT... Security... Audio... Video

Sondrel, a specialist in complex digital ASIC design, is warning of an issue in the supply chain that may well cause unexpected delays to orders.

www.newelectronics.co.uk, Apr. 06, 2022 – 

In the initial stages of the Covid pandemic, packaging houses were badly hit by cancellation of orders and had to lay off staff or even close down. As silicon production surges, they are now struggling to cope with a surge in orders especially as it takes time to build new facilities and train staff.

As a consequence, Sondrel is warning that the lead time for packaging has increased from 8-9 weeks to as much as 50 weeks or more.

Alaa Alani, Sondrel's Head of Packaging, explained; "The sequence of booking the stages in the supply chain has completely changed. Previously the design would be finished and then sent off to be made into wafers, which still takes around 12 weeks. At the same time, the details for the packaging would be sent to the packaging company so that was ready before the silicon. The new timeline means that the packaging design has to be finished and booked 20 or more weeks before the final silicon design to ensure that the silicon and packaging come together at the right time."

According to Alani, not being aware of this and planning accordingly could introduce a delay in the production of a chip by as much as 40 weeks.

Sondrel offers a complete turnkey ASIC design and manufacturing service, and the company spotted this growing problem in the supply chain a while back. In response it has devised a solution to start the SoC package planning and design by assigning die bumps and assigning their x/y coordinates relative to the die corner. Moving this stage to much earlier in the supply chain sequence will help to avoid massive and costly delays.

The bump locations are determined for each of the macros and PHYs as specified by the IP vendors using the floor plan and the SoC partitions' locations.

click here to read more...

 Back