- ARC-V Processor IP
- ARC-V RHX-105 dual-issue, 32-bit multi-core RISC-V processor for real-time applications
- ARC-V RMX-500 power efficient 32-bit RISC-V processor for embedded applications
- E2 Series - Power & area optimized: 2-3-stage, single-issue pipeline, as small as 13.5k gates
- E3 Series - High performance 32-bit RISC-V Processor
- E7 Series - Ultra High Performance 32-bit RISC-V Embedded Processor
- More Products...
|
IP-SOC DAYS 2025 IP-SOC DAYS 2024 IP-SOC DAYS 2023 IP-SOC DAYS 2022 IP-SOC DAYS 2021 IP-SOC 2024 IP-SOC 2023 IP-SOC 2022 IP-SOC 2021
|
|||||||
|
|
||||||
SEGGER introduces streaming trace probe for SiFive RISC-V cores
- NVIDIA's CUDA Now Supports RISC-V Processors in AI Systems, Marking a Major Development & Posing a Threat to the x86 and ARM Duopoly
- RISC-V Solidifies Presence in China as Global Momentum Builds
- Andes Technology's AutoOpTune™ Applies Genetic Algorithms to Accelerate RISC-V Software Optimization
- 160-core RISC V Board Is The M.2 CoProcessor You Didn't Know You Needed
- Are open-source RISC-V CPUs a threat to ARM Holdings' business?
- Keysight Supports Post-Quantum Cryptography Evaluation (Jul. 24, 2025)
- Mixel Supports Automotive SerDes Alliance (ASA) Motion Link SerDes IP (Jul. 23, 2025)
- TSMC to Exit GaN, Focus on Advanced Packaging (Jul. 23, 2025)
- UMC Announces Software Acquisition and Upcoming Earnings Release (Jul. 23, 2025)
- Arteris Selected by Whalechip for Near-Memory Computing Chip (Jul. 22, 2025)
- See Latest News>>
Oct. 25, 2022 –
October 25, 2022 -- SEGGER’s J-Trace PRO with streaming trace, Live Code Profiling, and Live Code Coverage now supports all E-Series SiFive RISC-V cores with the BTM trace module.
J-Trace PRO RISC-V, with its SuperSpeed USB 3.0 interface, enables continuous streaming trace via USB. This allows the processing of data from a target device in real time, giving users a deep insight into the application program. Streaming in real time allows for data capture over long periods of time with no limit set on the amount of trace data. This is ideal for code optimization and especially for finding infrequent, hard-to-reproduce bugs.
"Streaming trace is the ultimate key technology in code optimization," says Ivo Geilenbruegge, Managing Director of SEGGER. "Some of our most demanding customers, including SEGGER’s own in-house engineers, use the J-Trace PRO for code optimization and verification. We are delighted that we can also make this experience available to developers working with SiFive RISC-V cores."
J-Trace PRO enables Live Code Profiling by detailing which instructions have been executed how often. This allows users to address runtime hotspots and to identify opportunities to optimize them. These profiles can later be exported using a tool like, for example, SEGGER's Ozone debugger, for documentation and analysis. In addition, J-Trace PRO’s Live Code Coverage lets engineers see code coverage at a glance, showing which instructions have or have not been executed. Code coverage is important for test verification. Hence, running the code coverage analysis in parallel with a test suite clearly shows whether all parts of the application are run through the test, which is a key element of functional tests.
J-Trace PRO is the top product of the SEGGER family of debug and trace probes. In addition to its signature streaming and real-time features, it also includes all the features of J-Link, such as high-performance flashloaders, up to 4 MB/s download speed, and an unlimited number of breakpoints in the flash memory of MCUs.
For more information on J-Trace PRO RISC-V, please visit:
https://www.segger.com/products/debug-probes/j-trace/models/j-trace-pro-risc-v/
Back
Contact Us
Partnership Offers