IP-SOC DAYS 2025 IP-SOC DAYS 2024 IP-SOC DAYS 2023 IP-SOC DAYS 2022 IP-SOC DAYS 2021 IP-SOC 2024 IP-SOC 2023 IP-SOC 2022 IP-SOC 2021
|
|||||||
![]() |
|

Faraday Unveils Enhanced Gigabit Ethernet PHY on UMC�s 28HPC+ Process
- Siemens to bring advanced timing constraint capabilities to EDA design flow with Excellicon acquisition
- Perforce Partners with Siemens for Software-Defined, AI-Powered, Silicon-Enabled Design
- Siemens leverages AI to close industry's IC verification productivity gap in new Questa One smart verification solution
- Alps Alpine Adopts Silvaco's Jivaro Pro to Accelerate SPICE Post-Layout Simulation
- PQSecure Partners with Menta SAS to Demonstrate Leakage-Resistant PQC IPs on eFPGA Fabric
- NVIDIA Unveils NVLink Fusion for Industry to Build Semi-Custom AI Infrastructure With NVIDIA Partner Ecosystem (May. 20, 2025)
- sureCore extends its sureFIT design service to include custom memory solutions for AI applications (May. 20, 2025)
- Versatile Whitebox 1G Ethernet PHY IP Core with BroadR-Reach™ for Connected Automotive and Industrial Systems (May. 19, 2025)
- Codasip: Toward Custom, Safe, Secure RISC-V Compute Cores (May. 19, 2025)
- Semidynamics: From RISC-V with AI to AI with RISC-V (May. 19, 2025)
- See Latest News>>
Faraday Technology Corporation (TWSE: 3035), a leader in ASIC design services and IP solutions, announces the availability of its 4-port Gigabit Ethernet PHY on UMC's 28HPC+ process. This silicon-proven GPHY features an SAR ADC for superior PPA advantages and an advanced digital algorithm that significantly enhances SNR (signal-to-noise ratio). Designed to meet the growing demands for highly integrated SoC solutions in networking, consumer, and industrial automation applications, Faraday's latest offering aims to expedite product development while boosting performance.
www.faraday-tech.com, Nov. 16, 2023 –
One key feature of this 28nm 4-port Gigabit Ethernet PHY is its impressive 33% reduction in power consumption per port compared to the previous design. Additionally, its advanced DSP (digital signal processing) mitigates signal noise from multi-port crosstalk, improving signal quality with a notable 1-2 dB SNR enhancement compared to Faraday's 40nm 4-port GPHY. This GbE PHY supports various industry-standard protocols, including 1000BASE-T, 100BASE-TX, 10BASE-Te, 100BASE-FX, IEEE 802.3, 802.3u, 802.3ab, and ANSI X3.263-1995 (FDDI-TP-PMD). Furthermore, it seamlessly integrates with UMC's 3.3V and 1.8V I/O, making it an ideal choice for the 28HPC+ low-power SoC platform, ensuring exceptional power efficiency and performance.
"Faraday has facilitated the mass production success of our customers' ASIC projects across a spectrum of networking applications," said Flash Lin, COO of Faraday. "By harnessing this GPHY solution, we can help customers to develop next-generation Ethernet-enabled devices and systems with enhanced performance and power efficiency benefits."