- Rapidus announces collaboration with Siemens for 2nm semiconductor design
- TSMC: King Of Data Center AI
- TSMC's Phenomenal 2nm Yield Rates Would Likely Put Alternatives From Samsung & Intel Foundry Way Behind; Apple, NVIDIA & AMD to Be Major Customers
- Imec and Tokyo Electron extend partnership to accelerate the development of beyond-2nm nodes
- Samsung, TSMC set stage for fierce race in 2nm chip tech
|
IP-SOC DAYS 2025 IP-SOC DAYS 2024 IP-SOC DAYS 2023 IP-SOC DAYS 2022 IP-SOC DAYS 2021 IP-SOC 2024 IP-SOC 2023 IP-SOC 2022 IP-SOC 2021
|
|||||||
|
|
||||||
Samsung's new 2 nm foundry process to cut chip size by 17%
- True Circuits Announces New and Improved Low-jitter Digital Ultra+ PLL that Offers Exceptional Performance, Features and Ease of Use (Jun. 23, 2025)
- BOS Joins VESA and UCIe to Advance Global Standards in Display and Chiplet Technology (Jun. 23, 2025)
- Certified Automotive Ethernet, CAN XL, and LIN IP Cores � Proven, Qualified, and Ready for Seamless Integration (Jun. 23, 2025)
- Rapidus announces collaboration with Siemens for 2nm semiconductor design (Jun. 23, 2025)
- Siemens turbocharges semiconductor and PCB design portfolio with generative and agentic AI (Jun. 23, 2025)
- See Latest News>>
Intel is tipped to become the first chipmaker to apply the backside power delivery network to the 2-nanometer node
www.kedglobal.com, Aug. 22, 2024 –
A new contract chipmaking technology, dubbed the backside power delivery network (BSPDN), will reduce the size of a 2-nanometer chip by 17%, compared with the traditional front-end power delivery technology, said Samsung Electronics Co.'s foundry business executive on Thursday.
The BSPDN, which Samsung is set to apply for mass production of the 2 nm process from 2027, also improves performance and power efficiency by 8% and 15%, respectively, compared to the chips with the front-end power delivery networks, said Lee Sungjae, vice president and Foundry PDK Development Team at Samsung.
He outlined the technological prowess of BSPDN in a keynote speech at Siemens EDA Forum 2024. It was the first time for a Samsung foundry business executive to give a detailed account of its BSPDN technology in public.
BSPDN is called a next-generation chip foundry technology. It places power rails on the back of the semiconductor wafer to eliminate bottlenecks between the power and signal lines, allowing for smaller chips.
Contract chipmakers are gearing up to adopt the advanced chipmaking process. Leading the pack, Intel plans to produce chips with BSPDN on the Intel 20A process, known as a 2 nm node, within the year. It dubbed its BSPDN technology as PowerVia.
TSMC, which controls 62% of the global foundry market, said it plans to introduce the BSPDN to its 1.6 nm and below process nodes around the end of 2026.
Back
Contact Us
Partnership Offers