IP-SOC DAYS 2025 IP-SOC DAYS 2024 IP-SOC DAYS 2023 IP-SOC DAYS 2022 IP-SOC DAYS 2021 IP-SOC 2024 IP-SOC 2023 IP-SOC 2022 IP-SOC 2021
|
|||||||
![]() |
|

Siemens extends Veloce hardware-assisted verification support of EPGM Ethernet to 1.6 Tbps
- Arteris Expands Multi-Die Network-on-Chip Design IP and Software
- Synopsys Reinvents Semiconductor Design: AI-Driven EDA Tools Lead the Charge in Next-Gen Chip Innovation
- Siemens streamlines design and analysis�of complex, heterogeneously integrated 3D ICs
- How Chip Startups Are Changing the Way Chips Are Designed
- Siemens turbocharges semiconductor and PCB design portfolio with generative and agentic AI
- Andes Technology Advances High-Performance RISC-V Strategy with U.S.-based Design Center: Condor Computing (Jul. 10, 2025)
- Lossless Data Compression Webinar: Choosing Algorithms and IP Core Accelerators (Jul. 10, 2025)
- Andes Technology' s AutoOpTune™ Applies Genetic Algorithms to Accelerate RISC-V Software Optimization (Jul. 10, 2025)
- Custom ASIC Design for CGM, TPMS & SATCOM applications from T2M-IP (Jul. 09, 2025)
- Cadence Introduces Industry-First LPDDR6/5X 14.4Gbps Memory IP to Power Next-Generation AI Infrastructure (Jul. 09, 2025)
- See Latest News>>
newsroom.sw.siemens.com, Dec. 18, 2024 –
Siemens Digital Industries Software announced today an extension of its Veloce™ hardware-assisted verification platform to support 1.6 Tbps Ethernet. As a core component of the Siemens software/hardware and system validation platform, Veloce delivers complete virtual models to support Ethernet Packet Generator and Monitor (EPGM) Ethernet port speeds up to 1.6 Tbps. This enables full performance, pre-silicon verification for complex networking designs targeting data center, cloud, HPC and AI workloads.
The Veloce hardware-assisted verification platform now supports the evolving standard of IEEE 802.3dj for port speeds of 1.6 Tbps based on 200G per lane and also supports 200G/400G/800G performance based on the 200G per lane technology standard.
"These interfaces enable customers to scale up large networking configurations for skyrocketing bandwidth demand," said Jean-Marie Brunet, vice president and general manager, Hardware-Assisted Verification, Siemens Digital Industries Software. "The Veloce low latency, high bandwidth co-model channel provides a complete, high-performance pre-silicon environment so customers can easily run complex system-level scenarios for maximum functional and performance verification of Ethernet devices."
Availability
The Veloce portfolio of supported DUT interfaces for 200G, 400G, 800G and 1.6T Ethernet (based on 200G/lane technology) is available now. To learn more about how Siemens is enabling the semiconductor and electronic systems industry to deliver to market the world's most advanced SoCs and systems, visit: https://eda.sw.siemens.com/en-US/ic/hav/