- ARC-V Processor IP
- ARC-V RHX-105 dual-issue, 32-bit multi-core RISC-V processor for real-time applications
- ARC-V RMX-500 power efficient 32-bit RISC-V processor for embedded applications
- E2 Series - Power & area optimized: 2-3-stage, single-issue pipeline, as small as 13.5k gates
- E3 Series - High performance 32-bit RISC-V Processor
- E7 Series - Ultra High Performance 32-bit RISC-V Embedded Processor
- More Products...
|
IP-SOC DAYS 2025 IP-SOC DAYS 2024 IP-SOC DAYS 2023 IP-SOC DAYS 2022 IP-SOC DAYS 2021 IP-SOC 2024 IP-SOC 2023 IP-SOC 2022 IP-SOC 2021
|
|||||||
|
|
||||||
RISC-V in AI and HPC Part 1: Per Aspera Ad Astra?
- Andes Technology' s AutoOpTune™ Applies Genetic Algorithms to Accelerate RISC-V Software Optimization
- 160-core RISC V Board Is The M.2 CoProcessor You Didn't Know You Needed
- Are open-source RISC-V CPUs a threat to ARM Holdings' business?
- RISC-V and AI: Innatera�s PULSAR Shakes Up the Edge
- Andes Technology Announces AndeSight™ IDE v5.4 to Streamline AI and Embedded Software Development on RISC-V
- Andes Technology Advances High-Performance RISC-V Strategy with U.S.-based Design Center: Condor Computing (Jul. 10, 2025)
- Lossless Data Compression Webinar: Choosing Algorithms and IP Core Accelerators (Jul. 10, 2025)
- Andes Technology' s AutoOpTune™ Applies Genetic Algorithms to Accelerate RISC-V Software Optimization (Jul. 10, 2025)
- Custom ASIC Design for CGM, TPMS & SATCOM applications from T2M-IP (Jul. 09, 2025)
- Cadence Introduces Industry-First LPDDR6/5X 14.4Gbps Memory IP to Power Next-Generation AI Infrastructure (Jul. 09, 2025)
- See Latest News>>
eetimes.com, Jan. 06, 2025 –
Introduced in 2014, the RISC-V instruction set architecture has been evolving at a pace that Arm and x86 ISAs have never experienced. Initially, RISC-V cores were used solely for microcontrollers and applications that did not require high performance, but rather benefited from low cost and low power. Since RISC-V is an open-source architecture, it quickly gained popularity among dozens and then hundreds of companies, each of which contributed to further development of the ISA.
Nowadays, there are tiny RISC-V cores suitable for microcontrollers and DSPs, more advanced cores suitable for SSD controllers, Linux-capable cores for embedded applications, specialized cores that can be used for AI workloads, and "fat" cores that can serve data center and high-performance computing (HPC) applications.
In fact, since the RISC-V technology is so versatile and easily customizable by chip designers, it is very well suitable for AI and HPC applications that are developing very rapidly these days. It can take years to add support for a data format to an x86 or Arm microarchitecture because both ISAs are controlled by essentially three companies: AMD and Intel when it comes to x86 and Arm Holdings when it comes to Arm.
Yet, companies like Red Semiconductor, SemiDynamics, SiFive, Tenstorrent, MIPS, and Ventana Micro tend to advance their cores in terms of supported data formats and instructions much faster than anyone in the x86 or Arm worlds.
While RISC-V has yet to see its strategical infliction point in AI and HPC realms, it looks like the ISA has a lot of chances to get widespread adoption in market segments that benefit a lot from maximum cost-efficiency, flexibility, customizability and reduced dependency. Analysts do not expect RISC-V to gain a significant AI and HPC market share over the next few years, though it is entirely possible that the ISA will get much more widespread in the longer term.
In this first article of a three-part series, we had a chance to talk with analysts and developers of various RISC-V processors, including those who design general-purpose CPU IP cores and application-specific accelerator IPs, about RISC-V's prospects in AI and HPC market segments as they are seen today...
Back
Contact Us
Partnership Offers