- ARC-V Processor IP
- ARC-V RHX-105 dual-issue, 32-bit multi-core RISC-V processor for real-time applications
- ARC-V RMX-500 power efficient 32-bit RISC-V processor for embedded applications
- E2 Series - Power & area optimized: 2-3-stage, single-issue pipeline, as small as 13.5k gates
- E3 Series - High performance 32-bit RISC-V Processor
- E7 Series - Ultra High Performance 32-bit RISC-V Embedded Processor
- More Products...
IP-SOC DAYS 2025 IP-SOC DAYS 2024 IP-SOC DAYS 2023 IP-SOC DAYS 2022 IP-SOC DAYS 2021 IP-SOC 2024 IP-SOC 2023 IP-SOC 2022 IP-SOC 2021
|
|||||||
![]() |
|

€240m DARE project for AI RISC-V chiplets
- Perforce Partners with Siemens for Software-Defined, AI-Powered, Silicon-Enabled Design (May. 16, 2025)
- Semidynamics: From RISC-V with AI to AI with RISC-V (May. 16, 2025)
- TSMC Board of Directors Meeting Resolutions (May. 16, 2025)
- Arm Evolves Compute Platform Naming for the AI Era (May. 16, 2025)
- Secafy Licenses Menta's eFPGA IP to Power Chiplet-Based Secure Semiconductor Designs (May. 15, 2025)
- See Latest News>>
eenewseurope.com, Mar. 06, 2025 –
Europe’s high performance computing (HPC) joint undertaking has launched a €240m project to develop RISC-V chiplets and software for AI.
The Digital Autonomy with RISC-V in Europe (DARE) project is the first phase of an initiative to strengthen Europe’s technological sovereignty in High-Performance Computing (HPC) and Artificial Intelligence (AI).
The initiative is a direct response to Europe’s strategic need for digital sovereignty, ensuring that the continent has full control over its critical computing infrastructure.
“Europe has long been dependent on non-European HW and SW solutions for its supercomputing infrastructure. This reliance poses risks to security, economic stability, and technological competitiveness. DARE seeks to reverse this trend by leveraging the open RISC-V ecosystem, and the latest chiplet technology, thereby creating truly European products that will power Europe’s future supercomputers,” said the project.
The project hints that the chiplets could be made at project partner imec in Belgium on a leading edge CMOS process using its pilot line. “DARE is daring to start from the top of the technological complexity pile and produce European-designed processor chips for supercomputers, paving the way for Europe’s digital sovereignty,” said Osman Unsal, DARE Principal Investigator at the Barcelona Supercomputer Centre (BSC) which is leading the project.
Dare is coordinated by the Barcelona Supercomputing Centre (BSC-CNS) with 38 leading partners from across Europe to develop next-generation European processors and computing systems, including an optimized software ecosystem, designed for research and industry applications.