- ARC-V Processor IP
- ARC-V RHX-105 dual-issue, 32-bit multi-core RISC-V processor for real-time applications
- ARC-V RMX-500 power efficient 32-bit RISC-V processor for embedded applications
- E2 Series - Power & area optimized: 2-3-stage, single-issue pipeline, as small as 13.5k gates
- E3 Series - High performance 32-bit RISC-V Processor
- E7 Series - Ultra High Performance 32-bit RISC-V Embedded Processor
- More Products...
|
IP-SOC DAYS 2025 IP-SOC DAYS 2024 IP-SOC DAYS 2023 IP-SOC DAYS 2022 IP-SOC DAYS 2021 IP-SOC 2024 IP-SOC 2023 IP-SOC 2022 IP-SOC 2021
|
|||||||
|
|
||||||
Codasip selected to design a high-end RISC-V processor for the EU-funded DARE project
- Versatile Whitebox 1G Ethernet PHY IP Core with BroadR-Reach™ for Connected Automotive and Industrial Systems (May. 19, 2025)
- Codasip: Toward Custom, Safe, Secure RISC-V Compute Cores (May. 19, 2025)
- Semidynamics: From RISC-V with AI to AI with RISC-V (May. 19, 2025)
- InPsytech Joins Samsung SAFE™ IP Partner Program for Excellence in ONFI and UCIe IP Solutions (May. 19, 2025)
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems (May. 19, 2025)
- See Latest News>>
Europe's RISC-V leader to provide a customizable general-purpose processor for the €240M initiative
codasip.com/, Mar. 06, 2025 –
Codasip, the European RISC-V leader, announced that it has been selected to provide a general purpose, high-end processor as part of the large-scale European supercomputing project Digital Autonomy with RISC-V in Europe (DARE).
DARE is set to build a supercomputing compute stack, featuring high-performance and energy-efficient RISC-V-based processors and accelerators designed and developed in Europe. The European Union has committed 240 million Euros in funding for the first 3-year program phase. The selected partners will leverage hardware/software co-design to achieve competitive performance and efficiency.
Funded by the project, Codasip will design a RISC-V-based General-Purpose Processor (GPP) that can be configured and customized for various HPC-class applications. The company is uniquely well-suited to deliver the GPP for the project, combining a fully Europe-based development team and an innovative Custom Compute approach.
Codasip’s product portfolio currently spans a range from 32-bit low-power embedded to 64-bit application core families with optional safety and security features, including the advanced memory protection technology CHERI. The company offers extensive possibilities for hardware/software co-optimization and application-specific customization thanks to the highly automated processor design toolset Codasip Studio. Through the DARE project, Codasip will complete its product portfolio with an offering for high-end applications including AI, big data processing and supercomputing.
Karel Masarik, Codasip Founder and Chief Innovation Officer, said: “The development efficiency of our Custom Compute offering means we can do more with less compared to less powerful legacy approaches. We are excited to take part in the largest chip development project ever funded by the European Union. The EU sees the value of our technology in strengthening the European semiconductor industry. Through DARE and other projects, we also gain access to a European network of companies working together with us on very advanced new technologies.”
Digital Autonomy with RISC-V in Europe (DARE) has received funding from the European High-Performance Computing Joint Undertaking (JU) under grant agreement No 101202459.
Back
Contact Us
Partnership Offers