- 10G/2.5G/1G Multi-Speed Ethernet Controller IP for Automotive Applications
- 16G UCIe Advanced PHY for TSMC 3nm
- 16G UCIe Standard PHY for TSMC 3nm
- 16G UCIe Standard PHY for TSMC 7nm
- 1G to 200G High Speed Channelized Ethernet Controller MAC/PCS/FEC
- 200G/400G High Speed Ethernet Controller MAC/PCS/FEC
- More Cadence Design Systems, Inc. Products...
IP-SOC DAYS 2025 IP-SOC DAYS 2024 IP-SOC DAYS 2023 IP-SOC DAYS 2022 IP-SOC DAYS 2021 IP-SOC 2024 IP-SOC 2023 IP-SOC 2022 IP-SOC 2021
|
|||||||
![]() |
|

Cadence Launches Conformal AI Studio, Improves SoC Productivity by 10x
- Perforce Partners with Siemens for Software-Defined, AI-Powered, Silicon-Enabled Design
- Siemens leverages AI to close industry's IC verification productivity gap in new Questa One smart verification solution
- Alps Alpine Adopts Silvaco's Jivaro Pro to Accelerate SPICE Post-Layout Simulation
- PQSecure Partners with Menta SAS to Demonstrate Leakage-Resistant PQC IPs on eFPGA Fabric
- Cybord's Visual AI solution to be integrated with Siemens' Opcenter MES
- Versatile Whitebox 1G Ethernet PHY IP Core with BroadR-Reach™ for Connected Automotive and Industrial Systems (May. 19, 2025)
- Codasip: Toward Custom, Safe, Secure RISC-V Compute Cores (May. 19, 2025)
- Semidynamics: From RISC-V with AI to AI with RISC-V (May. 19, 2025)
- InPsytech Joins Samsung SAFE™ IP Partner Program for Excellence in ONFI and UCIe IP Solutions (May. 19, 2025)
- Perforce Partners with Siemens for Software-Defined, AI-Powered, Silicon-Enabled Design (May. 16, 2025)
- See Latest News>>
"We were able to generate 83% smaller tactical ECO patches using the new Cadence Conformal AI ECO flows."
Mar. 25, 2025 –
Cadence Design Systems, a leading computational software company, has introduced Conformal AI Studio, a suite designed to enhance the productivity of system-on-chip (SoC) designers. It aims to address the increasing complexity of SoC design by leveraging AI and ML techniques.
The suite includes tools for logic equivalence checking (LEC), automated functional engineering change orders (ECOs), and low-power static signoff.
It is available in three core products: Conformal AI Equivalence, Conformal AI ECO, and Conformal AI Low Power.
Conformal AI Studio is designed to support the most advanced implementation tool optimisations, enabling optimal power, performance, and area (PPA) outcomes. It works efficiently with Cadence digital design and signoff tools.
Early customers, such as MediaTek (a semiconductor company) and Renesas (an electronics company), have reported significant benefits from using the suite. Renesas observed a 50% or more reduction in automated functional ECO flow runtimes.
MediaTek’s deputy general manager, CW Ko, noted, “We’ve seen very positive results from our trials of Cadence Conformal AI Studio, where we were able to generate 83% smaller tactical ECO patches using the new Conformal AI ECO flows compared to our prior solution, and in nearly half the runtime.”
The Conformal AI Studio is designed to tackle complex SoC design challenges by providing up to 10 times higher designer productivity and smaller ECOs.
It incorporates AI-driven innovations such as distributed low-power engines and ML-driven abort resolution for logical equivalence checking. These features are expected to significantly improve the efficiency of SoC design processes.
As Chin-Chi Teng, senior VP and GM at Cadence, explained, “Our new Conformal AI Studio addresses these challenges head-on. Next-generation fully distributed and multi-threaded core engines are ready to handle today’s most complex designs.”
This month, Cadence also announced expanding its multi-year collaboration with NVIDIA, focusing on accelerated computing and agentic AI.