- Perforce Partners with Siemens for Software-Defined, AI-Powered, Silicon-Enabled Design
- MIPI C-PHY v3.0 Adds New Encoding Option to Support Next Generation of Image Sensor Applications
- Keysight Expands USB Standards Support in System Designer for USB
- Synopsys slides into design enablement role in quantum computing
- How NoC architecture solves MCU design challenges
IP-SOC DAYS 2025 IP-SOC DAYS 2024 IP-SOC DAYS 2023 IP-SOC DAYS 2022 IP-SOC DAYS 2021 IP-SOC 2024 IP-SOC 2023 IP-SOC 2022 IP-SOC 2021
|
|||||||
![]() |
|

TeraSignal to Showcase Retimer-Less PCIe 6.0 over Optics Featuring Synopsys IP at OFC 2025
- Perforce Partners with Siemens for Software-Defined, AI-Powered, Silicon-Enabled Design (May. 16, 2025)
- Semidynamics: From RISC-V with AI to AI with RISC-V (May. 16, 2025)
- TSMC Board of Directors Meeting Resolutions (May. 16, 2025)
- Arm Evolves Compute Platform Naming for the AI Era (May. 16, 2025)
- Secafy Licenses Menta's eFPGA IP to Power Chiplet-Based Secure Semiconductor Designs (May. 15, 2025)
- See Latest News>>
Expanding the TeraSignal TSLink™ Portfolio with Low-Power, Low-Latency PCIe 6.0 Re-Drivers for Optical Interconnects in AI and Compute Infrastructure
www.prnewswire.com, Apr. 01, 2025 –
OFC 2025 – TeraSignal, a leader in intelligent interconnect technology, will showcase its new PCIe 6.0 over optics Intelligent Re-Driver solutions with Synopsys silicon-proven PCIe 6.x IP solution at OFC 2025. Designed to meet the rigorous connectivity demands of AI accelerators, GPUs, and CPUs, these innovative solutions deliver low-power, low-latency performance critical for next-generation AI and compute infrastructure. Industry's demand for such solutions is reflected by recent standard activities, including PCIe-SIG's discussions on "Retimer-Less PCIe Optical", upcoming PCIe 7.0 specification release, as well as OIF new EEI: "Compute Optics Interface (COI)" project. TeraSignal is a member of both PCI-SIG© and OIF organizations.
AI Infrastructure players will benefit from combining the best of bread optical interconnect solutions with TeraSignal smart redriver EIC. The next generation AI Scale-up compute infrastructure require multi-tera bandwidth connectivity while maintaining low-latency, low-power, and high reliability over a range of target use cases. These use cases encompass Compute-Compute, Compute-Memory, and Compute-IO interconnects.
The TS5602 Intelligent Re-Driver, supports 4x64Gb/s PCIe connectivity and is available in a compact 7.25mm x 5.25mm FCLGA package as well as a flip chip bumped die. Key features include:
- Over 50% power reduction compared to DSP-based retimers.
- Low latency through DSP-free architecture.
- Digital eye monitoring for real-time BER visibility on every link.
- Automatic link training powered by TSLink software for streamlined setup.
These Intelligent Re-Drivers are versatile for deployment across optical cables for emerging multi-rack server architectures.
Live Demonstrations at OFC 2025
Visit the demo at Synopsys booth at OFC 2025, #2818, to see the TS5602 and Synopsys IP in action. For more information, visit www.terasignal.com.
About TeraSignal
TeraSignal is a leader in high-speed data transmission, specializing in intelligent interconnect solutions for AI-centric data centers, and next generation computing hardware, and Linear Optics. Our technologies and products focus on improving power efficiency, reducing latency, and lowering bit-error-rate, while providing advanced link diagnostics in optical interconnects. Through innovations in CMOS design and adaptive link training, TeraSignal is redefining intelligent optical connectivity across various components in AI infrastructure. Learn more at terasignal.com.
TeraSignal and TSLink are among the trademarks of TeraSignal. Other trademarks are the property of their respective owners.
SOURCE TeraSignal