IP-SOC DAYS 2025 IP-SOC DAYS 2024 IP-SOC DAYS 2023 IP-SOC DAYS 2022 IP-SOC DAYS 2021 IP-SOC 2024 IP-SOC 2023 IP-SOC 2022 IP-SOC 2021
|
|||||||
![]() |
|

Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- VESA Releases Compliance Test Specification Model for DisplayPort Automotive Extensions Standard
- Xylon Introduces Xylon ISP Studio
- €15m for European image sensor breakthrough
- New Audio Sample Rate Converter (ASRC) IP Core from CAST Offers Versatility with High Fidelity
- Xylon Introduces Xylon ISP Studio
- Secafy Licenses Menta's eFPGA IP to Power Chiplet-Based Secure Semiconductor Designs (May. 15, 2025)
- Arteris Announces Financial Results for the First Quarter and Estimated Second Quarter and Updated Full Year 2025 Guidance (May. 15, 2025)
- Perforce Partners with Siemens for Software-Defined, AI-Powered, Silicon-Enabled Design (May. 15, 2025)
- Siemens leverages AI to close industry's IC verification productivity gap in new Questa One smart verification solution (May. 14, 2025)
- Rambus Delivers Industry-Leading Client Chipsets for Next-Generation AI PC Memory Modules (May. 14, 2025)
- See Latest News>>
Apr. 24, 2025 –
April 24, 2025 -- Allegro DVT, the leading provider of video processing silicon IPs and video compliance streams, has announced that its D310 AV1 decoder silicon IP is silicon proven having been integrated into SoCs designed into various advanced silicon processes down to 3nm.
Allegro DVT’s D310 IP is part of the D300 series highly customizable silicon IP family that builds on a scalable architecture allowing picture resolutions ranging from HD/4K up to 8K/16K while providing support for sample sizes from 8-bit to 12-bit and chroma subsampling from 4:0:0 up to 4:4:4.
Allegro DVT is able to address the growing demand of state-of-the-art video processing blocks in advanced System-on-Chips (SoCs) by providing highly configurable decoding IP core supporting a variety of selectable codecs. In addition to AV1, the D300 series also supports JPEG, H.264, HEVC, VP9 and VVC video formats. Furthermore, Allegro DVT’s unique and scalable architecture approach offers the best trade-off between silicon size and power consumption and keeps the operating frequency of the resulting 8K solutions at a reasonable level to allow physical implementations in mainstream and cost-efficient process node technologies.
For more information, contact us.