- TSMC Board of Directors Meeting Resolutions
- Arm Evolves Compute Platform Naming for the AI Era
- Arteris Announces Financial Results for the First Quarter and Estimated Second Quarter and Updated Full Year 2025 Guidance
- Canada's Chip Industry Charts Best Path to Growth
- QuickLogic Reports Fiscal First Quarter 2025 Financial Results
IP-SOC DAYS 2025 IP-SOC DAYS 2024 IP-SOC DAYS 2023 IP-SOC DAYS 2022 IP-SOC DAYS 2021 IP-SOC 2024 IP-SOC 2023 IP-SOC 2022 IP-SOC 2021
|
|||||||
![]() |
|

Aion Silicon to Showcase Advanced SoC Design Capabilities at Andes RISC-V CON Silicon Valley
- Versatile Whitebox 1G Ethernet PHY IP Core with BroadR-Reach™ for Connected Automotive and Industrial Systems (May. 19, 2025)
- Codasip: Toward Custom, Safe, Secure RISC-V Compute Cores (May. 19, 2025)
- Semidynamics: From RISC-V with AI to AI with RISC-V (May. 19, 2025)
- InPsytech Joins Samsung SAFE™ IP Partner Program for Excellence in ONFI and UCIe IP Solutions (May. 19, 2025)
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems (May. 19, 2025)
- See Latest News>>
READING, U.K., Apr. 25, 2025 –
Aion Silicon (formerly Sondrel), a premier ASIC/SoC architecture and design partner, today announced its sponsorship and presence at the 2025 Andes RISC-V CON Silicon Valley April 29 at the DoubleTree Hotel in San Jose.
As a trusted partner in high-performance semiconductor design, Aion Silicon specializes in advanced System-on-Chip (SoC) solutions and tailored ASIC services for artificial intelligence, automotive, HPC, 5G, networking, and other applications.
“The RISC-V ecosystem represents one of the most exciting frontiers in semiconductor innovation today,” said Oliver Jones, CEO of Aion Silicon. “As we expand our presence in North America following our recent rebranding, this event is an ideal platform for us to connect with companies building high-performance chips for the next era of computing. RISC-V has become central to enabling flexible, low-power SoC designs, especially in AI and edge applications—areas where our architectural expertise and consultative design approach truly shine.”
The Andes RISC-V CON Silicon Valley conference promises to be a hub for insights and discussions on the latest advancements in RISC-V technology, featuring a comprehensive program with keynote speeches, technical sessions, and networking opportunities. Notable speakers include Frans Sijstermans, Vice President of MultiMedia Architecture/ASIC at NVIDIA, discussing the use of RISC-V in NVIDIA's Deep-Learning Accelerator, and Paul Master, Co-founder and CTO of Cornami, presenting on Fully Homomorphic Encryption.
Register now for the event.
Aion Silicon Services