- AI IP for Cybersecurity monitoring - Smart Monitor
- ARC EV Processors are fully programmable and configurable IP cores that are optimized for embedded vision applications
- Enhanced Neural Processing Unit for safety providing 32,768 MACs/cycle of performance for AI applications
- EV74 processor IP for AI vision applications with 4 vector processing units
- EV7x Vision Processors
- EV7xFS Vision Processors for Functional Safety
- More Products...
IP-SOC DAYS 2025 IP-SOC DAYS 2024 IP-SOC DAYS 2023 IP-SOC DAYS 2022 IP-SOC DAYS 2021 IP-SOC 2024 IP-SOC 2023 IP-SOC 2022 IP-SOC 2021
|
|||||||
![]() |
|

European AI processor developer gets €40m for manufacturing
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
- Cadence Accelerates Physical AI Applications with Tensilica NeuroEdge 130 AI Co-Processor
- Kyocera Licenses Quadric's Chimera GPNPU AI Processor IP
- The future of AI runs on the GPU
- Perforce Partners with Siemens for Software-Defined, AI-Powered, Silicon-Enabled Design (May. 16, 2025)
- Semidynamics: From RISC-V with AI to AI with RISC-V (May. 16, 2025)
- TSMC Board of Directors Meeting Resolutions (May. 16, 2025)
- Arm Evolves Compute Platform Naming for the AI Era (May. 16, 2025)
- Secafy Licenses Menta's eFPGA IP to Power Chiplet-Based Secure Semiconductor Designs (May. 15, 2025)
- See Latest News>>
VSORA SA has obtained €40 million (about US$46 million) in funding to enable it to take an AI inference processor into 5nm production with TSMC in 2025.
www.eenewsanalog.com, Apr. 29, 2025 –
The funding was led by Otium and the office of an unnamed wealthy French family. Additional funding was provided by Omnes Capital and Adélie Capital with co-financing from the European Innovation Council (EIC) fund.
VSORA (Paris, France) was founded by CEO Khaled Maalej in 2015 to develop DSP IP cores for chipmakers that were supporting digital communications systems, such as 5G.
Performance figures
The latest round of funding is intended to support the Jotunn 8 (J8) processor, which the company claims will deliver 3x the performance of existing AI inference processors while consuming half the power. The specific AI inference processor being benchmarked against is not disclosed. In a Linkedin posting Maalej said the J8 chip delivers 3,200 teraflops which is the same as the best-in-class chips while consuming less than half the power.
In email VSORA told eeNews Europe that the perfomance claims are based on published MLPerf 4.0 data center inference data when implementing the Llama2-70B LLM.
“This funding marks a pivotal moment for VSORA as we accelerate our mission to revolutionize AI chips and ensure Europe’s technological sovereignty in AI computing,” said Maalej, in a statement.
When operating on tensor cores J8 achieves 800 TFLOPS using an FP16 datatype and 3200 TFLOPS with FP32 datatype. The design is host processor agnostic and includes RISC-V cores to run AI on-chip. The component is designed for 288Gbytes of HBM3e stacked DRAM with a throughput of 8Tbytes per second.
The J8 AI processor has a proprietaty software development platform that uses standard high-level entry points, such as ONNX, Pytorch and others, and then a dedicated LLVM compiler. (ONNX, Pytorch,…) and LLVM compiler. This is the same starting point as the current market leader is using,said Jan Pantzar, vice president of sales and marketing at VSORA, making it straightforward to port existing algorithms to VSORA hardware.
In 2023 VSORA announced the Jotunn 4 chiplet-based although without information on the manufacturing process the design was targeting. It also announced €13 million in funding earmarked for development phase of the project.
In January 2022 VSORA introduced the Tyr series of chips for autonomous driving saying they would sample in 4Q22 and be available in-vehicle in 2024.