D&R News Alert
www.design-reuse-embedded.com
www.design-reuse.com
www.design-reuse-china.com
January 25th, 2024
In this issue
• Frontgrade Gaisler and RISC-V's Space Journey
• SoC design: When a network-on-chip meets cache coherency
• Phison Deploys Cadence Cerebrus AI-Driven Chip Optimization to Accelerate Product Development
$var->USER_FIRSTNAME

Welcome to the issue of January 25th, 2024 of D&R SoC News Alert, our email update to provide you with the latest news and information in the System-On-Chip Community.

Foundry News
Design Services
New Securyzr™ Intrusion Detection System (IDS) released
Secure-IC
 • Designed specifically for automotive applications
• Follows EVITA and AUTOSAR security standards
• Threat detection, analysis and response thanks to AI
• PQC ready. ISO26262 (ASIL B to D) and ISO21434 compliant

Learn more >>    Ask your questions >>

Design Platform
Chiplets and Interconnect
Products
 ❖ Neuron IP UCIe PHY & D2D Adapter
❖ Blue Cheetah Bunch of Wires [BoW] PHY
❖ Cadence 40G Ultralink D2D PHY for TSMC 3nm
❖ Synopsys DesignWare Die-to-Die PHY IP in TSMC N7

ASIL-B Ready ISO 26262 Certified IP Cores
• BLE RF IP in 40nm
• Display Port 1.4Tx IP in 12nm
• 12bit 5Msps SAR ADC in 28nm


RISC-V
Blog
 ❖ Debugging complex RISC-V processors

Artificial Intelligence
Intrinsic ID QuiddiKey 400
Root of Trust Meeting Automotive Functional Safety Standards
Intrinsic-ID
• World leading and scalable PUF technology to secure any chip
• Meets functional safety ISO 26262 standard ASIL B fault metric
• ASIL D for systematic failures, FIPS 140-3, post-quantum secure
• Based on SESIP / PSA Certified Level 3 Root-of-Trust architecture
Learn more...

Automotive
Network and Wireless
Products
 ❖ CAST MACsec Protocol Engine for 10/100/1000 Ethernet
❖ Intilop 50G/25G TCP/UDP Offload Engine

Blog
 ❖ Three Major Inflection Points for Sourcing Bluetooth Intellectual Property

Synopsys
Silicon Lifecycle Management PVT Monitor IP
• Analyze monitor data for better power and performance optimization
• Enable analytics to improve reliability and safety of the SoC
• User configurable for specific applications: HPC Datacenters, AI, Automotive, IoT etc.

Audio/Video
Products
 ❖ intoPIX TicoXS FIP
❖ BlueDot VMAF Video Quality Metric Accelerator

Security
Green Electronics
Partner News
Business News
Do not miss IP SoC
Silicon Valley 2024
When: April 25th, 2024 		Submit your contribution >>
Registration Open >>







What they said at
IP SoC Conference 23

LDPC Encoder/Decoder
Manish Mahajan, Founder, Secantec, Inc.

Security from chip to cloud with PQC (Post-Quantum Cryptography)
Brice Gaignoux, EMEA Pre-Sales Engineer, Secure-IC

A novel approach for SoC design resource management and prediction
Chouki Aktouf, Co-Founder, Innova Advanced Technologies

Multi-IO co-processor with TSN
Vincent Laporte, CTO - V.P. BU, CetraC

Quantum Safe Cryptography: Protecting Devices and Data in the Quantum Era
Bart Stevens, Senior Director of Product Marketing, Rambus, Inc.

How will platform and communication security evolve in the quantum computing era?
Graeme Hickey, VP Engineering, PQShield

Beyond one-size-fits-all: The power of tailored CPUs
Mike Eftimakis, VP Strategy & Ecosystem, Codasip GmbH

Survey of market available processor IP
Dagmara Zielinska,Gabrièle Saucier, Partnership Program Manager,CEO, D&R

Adaptive Voltage Scaling (AVS): Enhancing Chip Efficiency
Vincent Telandro, Product Marketing manager (Power Management IP), Dolphin Design

Technology Analysis: what you need to know before embarking on analog design migration
Jean-François Lambert, Director of Business Development, Thalia

REGISTER:
If this newsletter was forwarded to you by a colleague, you can have it sent directly to you at no cost. To register for D&R SoC News Alert, go to: https://www.design-reuse.com/users/signup.php

UPDATE YOUR PROFILE / UNSUBSCRIBE :
You are subscribed as $var->USER_MAIL and you receive this Alert in html format.

* If you wish to unsubscribe, you can do it there:
https://www.design-reuse.com/users/alert.php?u=$var->USER_ID&e=$var->USER_MAIL