Find Top SoC Solutions
for AI, Automotive, IoT, Security, Audio & Video...
You are here : design-reuse-embedded.com  > Wireline Communication  > Interconnect
Online Datasheet        Request More Info
All Silicon IP


For scalable and area-efficient heterogeneous cache coherent systems.


Highly scalable Higher bandwidth and faster performance Lower power consumption

Block Diagram


Ncore offers multiple configurable snoop filters, multiple configurable proxy caches and a modular, distributed architecture to provide system architects the most advanced technology and more degrees of freedom to innovate. Ncore Cache Coherent Interconnect IP version 3 is a distributed heterogeneous cache coherent on-chip interconnect that enables SoC design teams to integrate processor clusters using the latest Arm ® AMBA ® CHI protocol (CHI Issue B). It is ideally suited for autonomous driving controllers and advanced driving assistance systems (ADAS), machine learning applications, server / data center processing, and networking applications.The Ncore 3 Cache Coherent Interconenct IP and Ncore Resilience Package are available for early access customers in November 2017.

Partner with us

Visit our new Partnership Portal for more information.

Submit your material

Submit hot news, product or article.

List your Products

Suppliers, list and add your products for free.

More about D&R Privacy Policy

© 2018 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted,
reposted, duplicated or otherwise used without the
express written permission of Design And Reuse.