Find Top SoC Solutions
for AI, Automotive, IoT, Security, Audio & Video...
You are here : design-reuse-embedded.com  > Automotive, Avionics and High safety  > Automotive Subsystems
Download Datasheet        Request More Info
All Silicon IP


The TSN_CTRL implements a configurable subsystem meant to ease the implementation of endpoints for networks complying to the Time Sensitive Networking (TSN) standards. It integrates hardware stacks for timing synchronization (IEEE 802.1AS) and traffic shaping (IEEE 802.1Qav and 802.1Qbv), and a low-latency Ethernet MAC.

The subsystem is designed to enable high-precision timing synchronization and flexible yet accurate TSN traffic scheduling. Requiring no software assistance for its operation, it features minimal and deterministic ingress and egress latencies, and simplifies the development of time-aware applications.

While operating autonomously, the TSN_CTRL provides the system with timing information (time-stamps, alarms, etc.) that is typically required for the operation of a TSN network bridge or node. Furthermore, it allows the system to define and tune in real time the traffic shaping parameters according to an application's requirements.

The TSN_CTRL uses standard AMBA® or Avalon® interfaces to ease integration. Its configuration and status registers are accessible via a 32-bit-wide AXI4-Lite or Avalon-MM bus, and packet data are input and output via AXI-Streaming or Avalon ST interfaces with 8-bit data buses.

The TSN_CTRL subsystem is designed with industry best practices, and is available in synthesizable RTL (Verilog 2001) source code or as a targeted FPGA netlist. Deliverables provide everything required for a successful implementation, including sample scripts, an extensive testbench, and comprehensive documentation.

Block Diagram


Subsystem suitable for the implementation of bridges or nodes for automotive or industrial Ethernet; integrates three IP cores: IEEE 802.1AS Hardware Stack
  • Autonomously synchronizes internal Real-Time Clock to Grandmaster's time
  • Returns timestamps to the system using absolute time
  • Provides periodic event triggers and alarm to assert host interrupt at specified absolute time
  • Automatically calculates point-to-point latency
  • Supports optional timer precision improvement by the host
  • Supports full-duplex, point-to-point links 
  • Supports time-aware end-points – not Grandmaster capable
IEEE 802.1Qav and 802.1Qbv Hardware Stack
  • Supports up to 8 traffic classes, as per VLAN (IEEE 802.1Q)
  • Enables bandwidth reservation and allocation per traffic class, and deterministic, low-latency, low-jitter communication for all traffic classes (IEEE 802.1Qav and IEEE 802.1Qbv)
Low-Latency Ethernet MAC
  • Enables high-precision synchronization in TSN networks
    • Egress latency: 10 Tx clock cycles
    • Ingress latency: 6 Rx clock  cycles
  • 10/100/1000 Mbit/s Ethernet and MII, GMII and RGMIII PHY interfaces
Easy System Integration
  • Autonomous operation, requires no host assistance once programmed
  • AMBA/AXI4 or Avalon Interfaces
    • AX4-Lite host interfaces, and AXI4-Stream for packet data
    • Avalon-MM host interface and Avalon-St for packet-data
  • Complete reference designs available for Altera and Xilinx, including sample application software


The subsystem includes everything required for successful implementation:

  • Verilog RTL source code or targeted FPGA netlist
  • Testbenches
  • Sample Simulation and Synthesis scripts
  • Comprehensive Documentation

Partner with us

Visit our new Partnership Portal for more information.

Submit your material

Submit hot news, product or article.

List your Products

Suppliers, list and add your products for free.

More about D&R Privacy Policy

© 2018 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted,
reposted, duplicated or otherwise used without the
express written permission of Design And Reuse.